![](http://datasheet.mmic.net.cn/280000/HMS30C7202N_datasheet_16073790/HMS30C7202N_109.png)
HMS30C7202N
2004 MagnaChip Semiconductor Ltd. All Rights Reserved. Version 1.1
- 104 -
10.2.2.3
AMASK
0x8002.3008
Bits
16
Type
R/W
Function
Bits set in this register will select the corresponding pin to become an interrupt source. All bits
are cleared by a system reset.
0 = disable interrupt (default)
1 = enable interrupt
10.2.2.4
ASTAT
0x8002.300C
Bits
16
Type
RO
Function
All PIO signals can be used as interrupt sources according to the settings. Each port has the
following registers and the interrupt signals to interrupt controller. Interrupt controller receives
active HIGH, level mode interrupt sources only. But PIO block can receive not only active
HIGH or active LOW, but also level or edge mode signals. Then it interprets and sends
interrupt request to the interrupt controller. All bits can be controlled separately.
Values in this 16-bit read-only register represents that the interrupt requests are pending on
corresponding pins. All bits are cleared by a system reset.
0 = no interrupt request
1 = interrupt pending (masked interrupt is always 0)
10.2.2.5
AEDGE
0x8002.3010
Bits
16
Type
R/W
Function
Bits set in this 16-bit read/write register will select the corresponding pin to become an edge
mode interrupt source. All bits are cleared by a system reset.
0 = level mode (default)
1 = edge mode
10.2.2.6
ACLR
0x8002.3014
Bits
16
Type
WO
Function
Bits set in this 16-bit write-only register will clear the stored interrupt request of corresponding
bit in edge mode. All bits are automatically cleared after written.
0 = no action (default)
1 = clear interrupt source (self reset)
10.2.2.7
APOL
0x8002.3018
Bits
16
Type
R/W
Function
Bits set in this 16-bit read/write register will select the corresponding pin to become an active
LOW mode interrupt source. All bits are cleared by a system reset. After accessing this
register, the Edge Mode register should be cleared with the Clear register.
0 = active HIGH mode
1 = active LOW mode
10.2.2.8
GPIO PORT A Enable Register
15
14
PORTA15
PORTA14
7
PORTA7
PORTA6
13
12
11
10
9
8
PORTA13
5
PORTA5
PORTA12
4
PORTA4
PORTA11
3
PORTA3
PORTA10
2
PORTA2
PORTA9
1
PORTA1
PORTA8
0
PORTA0
6
0x8002.301C
Bits
15
Type
R/W
Function
GPIO PORT A[15] Enable 1: PORT A[15] 0: KSCAN0[7]