
HMS30C7202N
2004 MagnaChip Semiconductor Ltd. All Rights Reserved. Version 1.1
- 22 -
2.2.2.5
PORT E
Data Input/Output
Primary
(nTEST &
~HalfWordSel &
~EEN*
1
)
GPIO Enable
(nTEST & EEN)
MultiFunction 1
(nTEST &
HalfWordSel*
3
&
~EEN &
~SWAP*
2
)
MultiFunction 2
(nTEST &
HalfWordSel &
~EEN &
SWAP)
Test Mode
(~nTEST)
Analog Test
(~nTEST
~nPLLENABLE)
&
I
O
I
O
I
O
I
O
I
O
I
O
RD16
RD16
PORTE0
PORTE0
nUSBOE
SMD7
SMD7
RD16
RD16
RD17
RD17
PORTE1
PORTE1
UVPO
SMD6
SMD6
RD17
RD17
RD18
RD18
PORTE2
PORTE2
UVMO
SMD5
SMD5
RD18
RD18
RD19
RD19
PORTE3
PORTE3
USUSPEND
SMD4
SMD4
RD19
RD19
RD20
RD20
PORTE4
PORTE4
URCVIN
SMD3
SMD3
RD20
RD20
RD21
RD21
PORTE5
PORTE5
UVM
SMD2
SMD2
RD21
RD21
RD22
RD22
PORTE6
PORTE6
UVP
SMD1
SMD1
RD22
RD22
RD23
RD23
PORTE7
PORTE7
SMD7
SMD7
SMD0
SMD0
RD23
RD23
RD24
RD24
PORTE8
PORTE8
SMD6
SMD6
nSMWP
RD24
RD24
RD25
RD25
PORTE9
PORTE9
SMD5
SMD5
nSMWE
RD25
RD25
RD26
RD26
PORTE10
PORTE10
SMD4
SMD4
SMALE
RD26
RD26
RD27
RD27
PORTE11
PORTE11
SMD3
SMD3
nSMRE
RD27
RD27
RD28
RD28
PORTE12
PORTE12
SMD2
SMD2
nSMCE
RD28
RD28
RD29
RD29
PORTE13
PORTE13
SMD1
SMD1
nSMCD
RD29
RD29
RD30
RD30
PORTE14
PORTE14
SMD0
SMD0
SMCLE
RD30
RD30
RD31
RD31
PORTE15
PORTE15
nSMWP
nSMRB
RD31
RD31
nRW2
PORTE16
PORTE16
nSMWE
Not use
Not use
PORTE16
nRW3
PORTE17
PORTE17
SMALE
Not use
Not Use
PORTE17
MMCCMD /
SSDI
MMCCMD/
ZERO
PORTE18
PORTE18
nSMRE
nUSBOE
PORTE18
TDD[6]
MMCDAT
MMCDAT /
SSDO
PORTE19
PORTE19
nSMCE
UVPO
PORTE19
TDD[5]
nMMCCD
ZERO/
nSSCS
PORTE20
PORTE20
nSMCD
UVMO
PORTE20
TDD[4]
MMCCLK /
SSCLK
PORTE21
PORTE21
SMCLE
USUSPEND
PORTE21
TDD[3]
PORTE22
PORTE22
PORTE22
PORTE22
nSMRB
URCVIN
PORTE22
TDD[7]
PORTE23
PORTE23
PORTE23
PORTE23
PORTE23
UVM
PORTE23
TDRIGHT
RA24
PORTE24
PORTE24
RA24
UVP
RA24
*
1
EEN : GPIO PORT E Enable Register (0x8002.309C).
*
2
SWAP : SWAP Pin Configuration Register (0x8002.30A8).
*
3
When HalfWordSel is enable, MultiFunction 1 or 2 is usable instead of Primary RD16~31. To enable HalfWordSel , you
should set bottom bits[1:0] of SMI Registers(MEMCFG0~3 on the Table 7-1) to [01 or 10 or 11].
Note : A 32 bit access is not possible without RD16~RD31.
So User should make program to disable PORTE for 32bit access time.
We are not guarantee that the program is alternated 32bit access(RD0~31) with PORTE.