- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄370643 > HMS30C7202N (Electronic Theatre Controls, Inc.) Highly-intergrated MPU PDF資料下載
參數(shù)資料
| 型號(hào)： | HMS30C7202N |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Highly-intergrated MPU |
| 中文描述： | 高intergrated微處理器 |
| 文件頁(yè)數(shù)： | 32/179頁(yè) |
| 文件大小： | 2127K |
| 代理商： | HMS30C7202N |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)當(dāng)前第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)
HMS30C7202N
2004 MagnaChip Semiconductor Ltd. All Rights Reserved. Version 1.1
- 27 -
5
The HMS30C7202 is designed primarily for HPC and other portable computing applications. Therefore there
are 4 operating modes to reduce power consumption and extend battery life.
z
RUN - normal operation (used for CPU-intensive tasks)
z
SLOW - half-speed operation used when the application interacts with a user (e.g. word processing)
z
IDLE - where the CPU operation is halted but peripherals operation continue (such as screen refresh, or serial
communications)
z
SLEEP & DEEP SLEEP - This mode will be perceived as `OFF' by the user, but the SDRAM contents is maintained and
only the real-time clock is running.
The transition between these modes is controlled by the PMU (see also 7.3 Power management states, page
7-5). The PMU is an ASB slave unit to allow the CPU to write to its control registers, and is an ASB master unit
to provide the mechanism for stopping the ARM core's internal clock.
5.1
Block Functions
CLOCK generator
The CLOCK generator module controls the PLLs and gating clocks while the PLL outputs are unknow and to
ensure that clocks are available during test modes and during RESET sequences.
FCLK (ARM Processor and SDRAM controller clock)
Derived from PLL3, programmable between 49.7664 MHz and 82.944 MHz by a 6-bit register (default
frequency is 70.0416 MHz).
There are two methods for updating frequency, depending upon the state of bit 6 of the Clock Control register
ClkCtl (see ClkCtl register on page 7-11). If bit 6 is set, then any data written to bits [5:0] of the ClkCtl register
are immediately transferred to the pins of PLL3, thus causing the loop to unlock and to mute FCLK. This is
only a safe mode of operation if PLL3 frequency and mark-space ratio is guaranteed to be within limits
immediately after the Lock Detect signal has become active. If bit 6 is NOT set, then the HMS30C7202 must
enter DEEP sleep mode before bits [5:0] of the Clock Control register are transferred to PLL3.
To switch between the two frequencies when bit 6 is not set:
z
Software writes the new value into the ClkCtl register
z
Set a Real Time Clock Alarm to wake the HMS30C7202 in 2 seconds
z
Enter DEEP SLEEP Mode by writing to the PMUMode Register
z
The HMS30C7202 will power up with PLL3 running at the new frequency
BCLK
Bus Clock is generated by the PMU by dividing FCLK by 2.
VCLK
VCLK is generated by PLL1 and clocks the LCD controller. The frequency is selectable between 24.8832MHz
or 41.472MHz (default is 30.4128 MHz). The VCLK PLL is disabled when on BnRES is active or when the
PMU is put into DEEP SLEEP mode. On exit from either of these conditions, the VCLK PLL must be re-
enabled by software.
Changing Frequency:
1.
Software must first disable the VCLK pll, by writing a `0' to the PLL1Enable bit of the ClkCtl register.
2.
Write the new value to the PLL1Freq bit.
3.
Re-enable the VCLK pll by writing 1 to the PLL1Enable bit.
CCLK
CCLK is generated by PLL2 and clocks the USB block - Nominally 48MHz. The CCLK PLL is disabled when
BnRES active or when the PMU is put into DEEP SLEEP mode. On exit from either of these conditions, the
CCLK PLL must be re-enabled by software.
PMU state machine
The state machine handles the transition between the power management states described below. The CPU
PMU & PLL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HMS81C2012A | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2012AK | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2012ALQ | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2012AQ | INDUCTOR*100UH*0.73AMP*0.672OHM*15%*SURFACE MOUNT |
| HMS81C2020A | INDCTR, PWR, SMT 1.5UH, 15%, 6.9 A |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HMS30C7210 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:ARM Based 32-Bit Microprocessor |
| HMS3224M3 | 制造商:HANBIT 制造商全稱(chēng):Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit) |
| HMS3224M3-10 | 制造商:HANBIT 制造商全稱(chēng):Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit) |
| HMS3224M3-12 | 制造商:HANBIT 制造商全稱(chēng):Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit) |
| HMS3224M3-15 | 制造商:HANBIT 制造商全稱(chēng):Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。