- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370643 > HMS30C7202N (Electronic Theatre Controls, Inc.) Highly-intergrated MPU PDF資料下載
參數(shù)資料
| 型號： | HMS30C7202N |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Highly-intergrated MPU |
| 中文描述： | 高intergrated微處理器 |
| 文件頁數(shù)： | 34/179頁 |
| 文件大小： | 2127K |
| 代理商： | HMS30C7202N |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁
HMS30C7202N
2004 MagnaChip Semiconductor Ltd. All Rights Reserved. Version 1.1
- 29 -
SLOW
The CPU is switched into FastBus mode, and hence runs at the BCLK rate (half the FCLK rate). This is the
default mode after exiting SLEEP Mode.
IDLE
In this mode, the PMU becomes the bus master until there is either a fast or normal interrupt for the CPU, or
the peripheral DMA controller requests master-ship of the bus.
This will cause the clocks in the CPU to stop when it attempts an ASB access. This mode can be initiated by
writing the PMU_IDLE value to the PMU Mode Register (in RUN or SLOW mode), or by a WakeUp signal
while the CPU is in SLEEP or DEEP SLEEP mode.
SLEEP
In this mode, the SDRAM is put into self-refresh mode, and internal clocks are gated off. This mode can only
be entered from IDLE mode (the PMU bus master must have mastership of the ASB before this mode can be
entered). The PMU must be bus master to ensure that the system is stopped in a safe state, and is not half
way through a SDRAM write (for example). Both the Video and Communication clocks should be disabled
before entering this state.
Usually this state would only be entered briefly, on the way to entering DEEP SLEEP mode.
DEEP SLEEP
In DEEP SLEEP mode, the 3.6864MHz oscillator and the PLL are disabled. This is the lowest power state
available. Only the 32 kHz oscillator runs, driving the real time clock and the PMU. Clocked circuitry in the
PMU runs at 4kHz (i.e. the RTC clock divided by 8). Everything else is powered down, and SDRAM is in self
refresh mode. This is the normal system "off" mode.
SLEEP and DEEP SLEEP modes are exited either by a user wake-up event (generally pressing the "On" key),
or by an RTC wake-up alarm, or by a modem ring indicate event. These interrupt sources go directly to the
PMU.
5.2.3
Wake-up Debounce and Interrupt
The Wake-up events are debounced as follows:
Each of the event signals which are liable to noise (nRESET, RTC, nPMWAKEUP, and Modem Ring Indicator,
Power Adapter Condition) is re-timed to a 250 Hz clock derived from the low power (4 kHz) clock. After filtering
to a quarter of 250 Hz, each event has an associated `sticky' register bit. nPMWAKEUP is an external input,
which may be typically connected to an "ON" key.
A `sticky' bit is a register bit that is set by the incoming event, but is only reset by the CPU. Thus should a PLL
drop out of lock momentarily (for example) the CPU will be informed of the event, even if the PLL has regained
lock by the time the CPU can read its associated register bit.
The nPMWAKEUP, Modem, Real Time Clock
, HotSync(GPIOB[10])
and Power Adapter condition inputs are
combined to form the PMU Interrupt.
Each of these four interrupt sources can wake up from deep-
sleep mode individually and all wake-up operation can not mask able. But when wake-up occur,
user can mask interrupt signal to inform interrupt controller.
To make use of the nPMWAKEUP Interrupt, (for example) controlling software will need to complete the
following tasks:
z
Enable the nPMWAKEUP interrupt bit, by writing 1 to bit[11] of the Reset / Status register (PMUSTAT
register).
z
Once an interrupt has occurred, read the RESET / Status register to identify the source(s) of interrupt. In the
case of a nPMWAKEUP event, the register will return 0x10.
z
Clear the appropriate `sticky' bit by writing a 1 to the appropriate location (in the nPMWAKEUP case, this
will be 0x10.).
But Even though the nPMWAKEUP interrupt mask bit is masked, by writing 0 to bit[11] of the Reset Status
register, chip shall wake-up with nPMWAKEUP signal.
PORTB[10] (HotSync) Wake-up Sequence
The HotSync interrupt is OR gated with nPMWAKEUP to support additional wake up sources.
HotSync input signal can be used as a wake up source; they are enabled using the Interrupt MASK Register.
After wake up, s/w should program the PORTB Interrupt Mask Register and/or the PMU ResetStatus Register.
相關PDF資料 |
PDF描述 |
|---|---|
| HMS81C2012A | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2012AK | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2012ALQ | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2012AQ | INDUCTOR*100UH*0.73AMP*0.672OHM*15%*SURFACE MOUNT |
| HMS81C2020A | INDCTR, PWR, SMT 1.5UH, 15%, 6.9 A |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HMS30C7210 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ARM Based 32-Bit Microprocessor |
| HMS3224M3 | 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit) |
| HMS3224M3-10 | 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit) |
| HMS3224M3-12 | 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit) |
| HMS3224M3-15 | 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit) |
發(fā)布緊急采購，3分鐘左右您將得到回復。