參數(shù)資料
型號: HMS30C7202N
廠商: Electronic Theatre Controls, Inc.
英文描述: Highly-intergrated MPU
中文描述: 高intergrated微處理器
文件頁數(shù): 145/179頁
文件大小: 2127K
代理商: HMS30C7202N
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁當前第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁
HMS30C7202N
2004 MagnaChip Semiconductor Ltd. All Rights Reserved. Version 1.1
- 140 -
to the chip has changed state since the last time it was read by the CPU.
This bit is the Delta Clear to Send (nUCTS) indicator. Bit 0 indicates that the nUCTS input to
the chip has changed state since the last time it was read by the CPU.
0
R/W
10.8.2.8
SCR
This 8-bit Read/Write Register does not control the UART in any way. It is intended as a scratchpad register to
be used by the programmer to hold data temporarily.
UxBase+0x1C
0
7
DATA
6
5
4
3
2
1
Bits
7:0
Type
R/W
Function
Temporary data storage
10.8.2.9
UartEn
UxBase+0x30
0
Full Duplex
Force
Uart1 only
SIR Loop
Back
Uart1 only
SIREN
Uart1 only
UARTEN
Bits
7:4
3
Type
-
R/W
Function
Reserved
SIR Loop-back Test (
Uart1 only)
0 = SIR Loop-back Test disable
1 = SIR Loop-back Test enable.
SIR Full-duplex Force (
Uart1 only)
0 = Half Duplex.
1 = Full Duplex.
SIR Enable (
Uart1 only)
0 = SIR Mode disable
1 = SIR Mode enable (
If you use SIR function, you must set this bit with UART En bit at
the same time
).
UART Enable.
0 = UART disable (Power-Down), UART Clock stop.
1 = UART enable.
2
R/W
1
R/W
0
R/W
10.8.3
FIFO Interrupt Mode Operation
When the RCVR FIFO and receiver interrupts are enabled (FCR 0 = 1, IER 0 = 1) RCVR interrupts occur as
follows:
1. The received data available interrupt will be issued to the CPU when the FIFO has reached its
programmed trigger level. It will be cleared as soon as the FIFO drops below its programmed trigger level.
2. The IIR receive data available indication also occurs when the FIFO trigger level is reached, and like the
interrupt, it is cleared when the FIFO drops below the trigger level.
3. The receiver line status interrupt (IIR-06), as before, has higher priority than the received data available
(IIR-04) interrupt.
4. The data ready bit (LSR 0) is set as soon as a character is transferred from the shift register to the RCVR
FIFO. It is reset when the FIFO is empty.
5.
When RCVR FIFO and receiver interrupts are enabled, RCVR FIFO time-out interrupts occurs as follows:
1.
A FIFO time-out interrupt occurs if the following conditions exist: at least one character is in the
FIFO
-
the most recent serial character received was longer than four continuous character times ago
相關PDF資料
PDF描述
HMS81C2012A CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver
HMS81C2012AK CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver
HMS81C2012ALQ CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver
HMS81C2012AQ INDUCTOR*100UH*0.73AMP*0.672OHM*15%*SURFACE MOUNT
HMS81C2020A INDCTR, PWR, SMT 1.5UH, 15%, 6.9 A
相關代理商/技術參數(shù)
參數(shù)描述
HMS30C7210 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ARM Based 32-Bit Microprocessor
HMS3224M3 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit)
HMS3224M3-10 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit)
HMS3224M3-12 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit)
HMS3224M3-15 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit)