- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370643 > HMS30C7202N (Electronic Theatre Controls, Inc.) Highly-intergrated MPU PDF資料下載
參數(shù)資料
| 型號(hào)： | HMS30C7202N |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Highly-intergrated MPU |
| 中文描述： | 高intergrated微處理器 |
| 文件頁(yè)數(shù)： | 86/179頁(yè) |
| 文件大小： | 2127K |
| 代理商： | HMS30C7202N |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)當(dāng)前第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)
HMS30C7202N
2004 MagnaChip Semiconductor Ltd. All Rights Reserved. Version 1.1
- 81 -
interrupt when SmartMedia comes back to ready mode.
9.3.2.4
SMC Data Read Register (SMCDATR)
0x8001.600C
17
16
31
N * (SMCADR + 3)’s Byte Data
15
14
13
N * (SMCADR + 1)’s Byte Data
30
29
28
27
26
25
24
23
N * (SMCADR + 2)’s Byte Data
7
6
5
N * SMCADR’s Byte Data
22
21
20
19
18
12
11
10
9
8
4
3
2
1
0
Bits
31:0
Type
R
Function
Four byte data read from SmartMedia is stored in this register. SMC controller receives a byte
data from SmartMedia and stores it into 4 byte internal buffer to create 32bit data. First read
byte data is stored at least significant byte and fourth byte data is stored at most significant
byte of buffer. Host controller or DMA controller read this register to get 4 byte data at a time.
This SMC controller reads a whole page at a single read transaction, so it requires 132 times
consecutive reading. A page reading process is as follows:
1. Set SMCCMD to xxxx00yyh (xxxx can be unique ID if redundant area accessed, yy is don’t
care. Only 00h command is valid. No 01h or 50h command supported) and then set
SMCADR to target page address.
2. SMC controller will access SmartMedia with given command and address.
3. Interrupt (or DMA interrupt according to interrupt mode setting) will be generated after first
four byte read. Like writing process, reading process reads a whole 528 byte in a page at a
single transaction, so interrupt will be 132 times.
Against to write operation, there is no read finish interrupt because we can count the number
of read transfers in software or can get the total access word size from BYTE COUNT of
SMCSTAT.
9.3.2.5
SMC Configuration Register (SMCCONF)
0x8001.6010
31
POWER
ENABLE
6
SAFE
MARGIN
5
SMC
ENABLE
4
CONT
PAGE EN
3
2
1
UNIQUE
ID EN
0
BIG CARD
ENABLE
INTR EN
DMA EN
Bits
31
Type
R/W
Function
Power on bit. To activate SMC controller, set this bit. Reset will fall the controller into the deep
sleep mode.
Reserved. Keep these bits to zero.
Safe margin enable bit. In normal mode, chip select signal changes simultaneously with read
enable and write enable signals. But when this bit set, the duration of read and write enable
signal applied to SmartMedia is reduced by 1 automatically. By enabling this, the rising edge
of read and write enable signal will be earlier than the rising edge of chip enable, which
guarantees latching data safely.
SMC controller enable bit. Reset this bit will make SMC controller stay in standby mode. No
interrupt generated, no action occurred.
Continuous page read enable. If this bit set, then multi-page can be accessed in a single
command and address setting. Usually DMA controller accesses multiple pages with a start
address and a predefined size. Setting DMA access size in SMCTIME and enabling this bit
will automatically read or write SmartMedia with DMA mode.
Interrupt enable. After reading a word or before writing a word, the interrupt bit of SMCSTAT
will be set and interrupt will occur if INTR EN is enabled. If this bit is disabled, software must
poll the interrupt flag of SMCSTAT to know the occurrence of an interrupt. After writing a
whole page (or pages when CONT PAGE EN is enabled) to SmartMedia, write finish interrupt
will also be generated to notice that the SmartMedia complete the write operation
successfully.
DMA enable. If set, all interrupt during read or write data will be sent to DMA controller.
However, write finish interrupt is a still normal interrupt. To minimize CPU burden and to
maximize BUS utilization, enabling both interrupt and DMA mode together is recommended.
Redundant page enable. When use SmartMedia with unique ID and want to access
redundant page area, set high. This bit cannot be cleared automatically, so in order to read
30:7
6
-
R/W
5
R/W
4
R/W
3
R/W
2
R/W
1
R/W
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HMS81C2012A | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2012AK | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2012ALQ | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2012AQ | INDUCTOR*100UH*0.73AMP*0.672OHM*15%*SURFACE MOUNT |
| HMS81C2020A | INDCTR, PWR, SMT 1.5UH, 15%, 6.9 A |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HMS30C7210 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ARM Based 32-Bit Microprocessor |
| HMS3224M3 | 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit) |
| HMS3224M3-10 | 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit) |
| HMS3224M3-12 | 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit) |
| HMS3224M3-15 | 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。