- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379851 > CDK8920A (Cirrus Logic, Inc.) CRYSTAL LAN ISA PLUG-AND-PLAY ETHERNET CONTROLLER PDF資料下載
參數(shù)資料
| 型號(hào)： | CDK8920A |
| 廠商： | Cirrus Logic, Inc. |
| 英文描述： | CRYSTAL LAN ISA PLUG-AND-PLAY ETHERNET CONTROLLER |
| 中文描述： | 水晶藍(lán)的ISA即插即用，即插即用以太網(wǎng)控制器 |
| 文件頁(yè)數(shù)： | 94/144頁(yè) |
| 文件大?。?/td> | 1229K |
| 代理商： | CDK8920A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)當(dāng)前第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)
The BufferCRC bit (Register 3, RxCFG, Bit
B) is set causing the 4-byte CRC to be buff-
ered with the rest of the receive data.
The RxOKA bit (Register 5, RxCTL, Bit 8)
is set, causing the CS8920A to accept good
frames (a good frame is one with legal length
and valid CRC).
The RxOKiE bit (Register 3, RxCFG, Bit 8)
is set, causing an interrupt to be generated
whenever a good frame is received.
Then the transfer to the host would proceed as
follows:
1. The CS8920A generates an RxOK interrupt to
the host to signal the arrival of a good frame.
2. The host reads the ISQ (PacketPage base +
0120h) to assess the status of the receive
frame and sees the contents of the RxEvent
register (Register 4) with the RxOK bit (Bit 8)
set.
3. The host reads the receive frame’s length from
the RxLength register (PacketPage base +
0402h).
4. The host reads the frame data by executing 32
consecutive MOV instructions from Packet-
Page base + 0404h.
The memory map of the 64-byte frame is given
in Table 5.5.
5.2.9
Receive Frame Byte Counter
The receive frame byte counter describes the
number of bytes received for the current frame.
The counter is incremented in real time as bytes
are received from the Ethernet. The byte counter
can be used by the driver to determine how many
bytes are available for reading out of the
CS8920A. Maximum Ethernet throughput can be
achieved by using I/O or memory modes, and by
dedicating the CPU to reading this counter, and
using the count to read the frame out of the
CS8920A at the same time it is being received
by the CS8920A from the Ethernet (parallel
frame-reception and frame-read-out tasks).
The byte count register resides at PacketPage
base + 50h.
Following an RxDest or Rx128 interrupt, the
register contains the number of bytes which are
available to be read by the CPU. When the end
of frame is reached, the count contains the final
count value for the frame, including the allow-
ance for the BufferCRC option. When this final
count is read by the CPU, the count register is
set to zero. Therefore, to read a complete frame
using the byte count register, the register can be
read and the data moved until a count of zero is
detected. The RxEvent register can then be read
to determine the final frame status.
The sequence is as follows:
1. At the start of a frame, the byte counter
matches the incoming character counter.
2. At the end of the frame, the final count includ-
ing the allowance for the CRC (if the
Memory Space
Word Offset
0400h
Description of Data Stored in On-
chip RAM
RxStatus Register (the host may
skip reading 0400h since
RxEvent was read from the ISQ.)
RxLength Register (In this
example, the length is 40h bytes.
The frame starts at 0404h, and
runs through 0443h.)
6-byte Destination Address.
6-byte Source Address.
2-byte Length or Type Field.
46 bytes of data.
CRC, bytes 1 and 2
CRC, bytes 3 and 4
0402h
0404h to 0409h
040Ah to 040Fh
0410h to 011h
0412h to 043Fh
0440h
0442h
Table 5.5. Example Memory Map
CS8920A
94
DS238PP2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDL13005 | NPN PLASTIC POWER TRANSISTOR |
| CDLL4150-1 | SWITCHING DIODE |
| CDLL4567A | Single Schmitt-Trigger Inverter 5-SOT-23 -40 to 85 |
| CDLL4568 | TEMPERATURE COMPENSATED ZENER REFERENCE DIODES |
| CDLL4568A | Single Schmitt-Trigger Inverter 5-SC70 -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDKEIL | 功能描述:開發(fā)軟件 Devel Software and Documention CD RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| CDKEIL-US | 功能描述:開發(fā)軟件 DEVELOPMENT SOFTWARE AND DOCUMENTATION CD RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| CDKWM1804-S-1 | 功能描述:WM1804 - Audio, Audio Processing Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻，音頻處理 嵌入式:- 使用的 IC/零件:WM1804 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
| CDKWM1811A-S-1 | 功能描述:WM1811A - Audio, CODEC Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻編解碼器 嵌入式:- 使用的 IC/零件:WM1811A 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
| CDKWM5102-S-1 | 功能描述:WM5102 - Audio, CODEC Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻編解碼器 嵌入式:- 使用的 IC/零件:WM5102 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。