參數(shù)資料
型號: CDK8920A
廠商: Cirrus Logic, Inc.
英文描述: CRYSTAL LAN ISA PLUG-AND-PLAY ETHERNET CONTROLLER
中文描述: 水晶藍的ISA即插即用,即插即用以太網(wǎng)控制器
文件頁數(shù): 88/144頁
文件大?。?/td> 1229K
代理商: CDK8920A
5.2
Basic Receive Operation
Overview
When an incoming packet has passed through
the analog front end and Manchester decoder, it
goes through the following three-step receive
process:
1. Pre-Processing
2. Temporary Buffering
3. Transfer to Host
Figure 5.2 shows the steps in frame reception.
As shown in the figure, all receive frames go
through the same pre-processing and temporary
buffering phases, regardless of transfer method.
When a frame has been pre-processed and buff-
ered, it can be accessed by the host in either
Memory or I/O space. In addition, the CS8920A
can transfer receive frames to host memory via
host DMA. This section describes receive frame
pre-processing and Memory and I/O space re-
ceive operation. Sections 5.5 through 5.6
describe DMA operation.
5.2.1
Transfer
Terminology: Packet, Frame, and
The terms Packet, Frame, and Transfer are used
extensively in the following sections. They are
defined below for clarity.
Packet:
The term "packet" refers to the entire se-
rial string of bits transmitted over an Ethernet
network. This includes the preamble, Start-of-
Frame Delimiter (SFD), Destination Address
(DA), Source Address (SA), Length field, Data
field, pad bits (if necessary), and Frame Check
Sequence (FCS, also called CRC). Figure 3.6
shows the format of a packet.
Frame:
The term "frame" refers to the portion of
a packet from the DA to the FCS. This includes
the Destination Address (DA), Source Address
(SA), Length field, Data field, pad bits (if neces-
sary), and Frame Check Sequence (FCS, also
called CRC). Figure 3.6 shows the format of a
frame. The term "frame data" refers to all the
data from the DA to the FCS that is to be trans-
mitted, or that has been received.
Transfer:
The term "transfer" refers to moving
data across the ISA bus, to and from the
CS8920A. During receive operations, only frame
data are transferred from the CS8920A to the
host (the preamble and SFD are stripped off by
the CS8920A’s MAC engine). The FCS may or
may not be transferred, depending on the con-
figuration. All transfers to and from the
CS8920A are counted in bytes, but may be pad-
ded for word alignment.
Yes
No
Use
DMA
Frame Held
On Chip
Frame DMAed
to Host Memory
Host Reads
Frame from
Host Memory
Frame Pre-
Processed
Frame
Temporarily
Buffered
Packet Received
Preamble and
Start-of-Frame
Delimiter Removed
Host Reads
Frame from
CS8920A Memory
Figure 5.2. Frame Reception
CS8920A
88
DS238PP2
相關(guān)PDF資料
PDF描述
CDL13005 NPN PLASTIC POWER TRANSISTOR
CDLL4150-1 SWITCHING DIODE
CDLL4567A Single Schmitt-Trigger Inverter 5-SOT-23 -40 to 85
CDLL4568 TEMPERATURE COMPENSATED ZENER REFERENCE DIODES
CDLL4568A Single Schmitt-Trigger Inverter 5-SC70 -40 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CDKEIL 功能描述:開發(fā)軟件 Devel Software and Documention CD RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
CDKEIL-US 功能描述:開發(fā)軟件 DEVELOPMENT SOFTWARE AND DOCUMENTATION CD RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
CDKWM1804-S-1 功能描述:WM1804 - Audio, Audio Processing Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻,音頻處理 嵌入式:- 使用的 IC/零件:WM1804 主要屬性:- 輔助屬性:- 所含物品:板 標準包裝:1
CDKWM1811A-S-1 功能描述:WM1811A - Audio, CODEC Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻編解碼器 嵌入式:- 使用的 IC/零件:WM1811A 主要屬性:- 輔助屬性:- 所含物品:板 標準包裝:1
CDKWM5102-S-1 功能描述:WM5102 - Audio, CODEC Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻編解碼器 嵌入式:- 使用的 IC/零件:WM5102 主要屬性:- 輔助屬性:- 所含物品:板 標準包裝:1