- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄379851 > CDK8920A (Cirrus Logic, Inc.) CRYSTAL LAN ISA PLUG-AND-PLAY ETHERNET CONTROLLER PDF資料下載
參數(shù)資料
| 型號(hào)： | CDK8920A |
| 廠商： | Cirrus Logic, Inc. |
| 英文描述： | CRYSTAL LAN ISA PLUG-AND-PLAY ETHERNET CONTROLLER |
| 中文描述： | 水晶藍(lán)的ISA即插即用，即插即用以太網(wǎng)控制器 |
| 文件頁(yè)數(shù)： | 31/144頁(yè) |
| 文件大?。?/td> | 1229K |
| 代理商： | CDK8920A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)當(dāng)前第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)
DefDis bit (Register 13, LineCTL, Bit D). If the
2-partDefDis bit is clear, the MAC uses a two-
part deferral process defined in section 4.2.3.2.1
of the Ethernet standard (ISO/IEC 8802-3,
1993). If the 2-partDefDis bit is set, the MAC
uses a simplified deferral scheme. Both schemes
are described below:
Two-Part Deferral:
In the two-part deferral proc-
ess, the 9.6
μ
s Inter Packet Gap (IPG) timer is
started whenever the internal Carrier Sense sig-
nal is de-asserted. If activity is detected during
the first 6.4
μ
s of the IPG timer, the timer is re-
set and then restarted once the activity has
stopped. If there is no activity during the first 6.4
μ
s of the IPG timer, the IPG timer is allowed to
time out (even if network activity is detected
during the final 3.2
μ
s). The MAC then begins
transmission if a transmit packet is ready and if
it is not in Backoff (Backoff is described later in
this section). If no transmit packet is pending,
the MAC continues to monitor the network. If
activity is detected before a transmit frame is
ready, the MAC defers to the transmitting station
and resumes monitoring the network.
The two-part deferral scheme was developed to
prevent the possibility of the IPG being short-
ened due to a temporary loss of carrier. Figure
3.7 diagrams the two-part deferral process.
Simple Deferral:
In the simple deferral scheme,
the IPG timer is started whenever Carrier Sense
is de-asserted. Once the IPG timer is finished
(after 9.6
μ
s), if a transmit frame is pending and
if the MAC is not in Backoff, transmission be-
gins (even if network activity is detected during
the 9.6
μ
s IPG). If no transmit packet is pending,
the MAC continues to monitor the network. If
activity is detected before a transmit frame is
ready, the MAC defers to the transmitting station
and resumes monitoring the network. Figure 3.8
diagrams the simple deferral process.
Collision Resolution:
If a collision is detected
while the CS8920A is transmitting, the MAC re-
sponds in one of three ways depending on
whether it is a normal collision (within the first
512 bits of transmission) or a late collision (after
the first 512 bits of transmission):
Normal Collisions:
If a collision is detected be-
fore the end of the preamble and SFD, the MAC
finishes the preamble and SFD, transmits the jam
sequence (32-bit pattern of all 0’s), and then in-
itiates Backoff. If a collision is detected after the
transmission of the preamble and SFD but before
512 bit times, the MAC immediately terminates
transmission, transmits the jam sequence, and
then initiates Backoff. In either case, if the
Onecoll bit (Register 9, TxCMD, Bit 9) is clear,
the MAC will attempt to transmit a packet a total
of 16 times (the initial attempt plus 15 retrans-
missions) due to normal collisions. On the 16th
collision, it sets the 16coll bit (Register 8,
TxEvent, Bit F) and discards the packet. If the
T
x
F
r
a
m
e
R
e
ad
y
a
nd
N
o
t
i
n
Ba
ck
o
f
f
Transmit
Frame
Start Monitoring
Network Activity
Network
Active
Network
Active
Yes
No
Yes
No
No
Yes
Wait
9.6
μ
s
Figure 3.8. Simple Deferral
CS8920A
DS238PP2
31
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDL13005 | NPN PLASTIC POWER TRANSISTOR |
| CDLL4150-1 | SWITCHING DIODE |
| CDLL4567A | Single Schmitt-Trigger Inverter 5-SOT-23 -40 to 85 |
| CDLL4568 | TEMPERATURE COMPENSATED ZENER REFERENCE DIODES |
| CDLL4568A | Single Schmitt-Trigger Inverter 5-SC70 -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDKEIL | 功能描述:開(kāi)發(fā)軟件 Devel Software and Documention CD RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| CDKEIL-US | 功能描述:開(kāi)發(fā)軟件 DEVELOPMENT SOFTWARE AND DOCUMENTATION CD RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| CDKWM1804-S-1 | 功能描述:WM1804 - Audio, Audio Processing Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻，音頻處理 嵌入式:- 使用的 IC/零件:WM1804 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
| CDKWM1811A-S-1 | 功能描述:WM1811A - Audio, CODEC Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻編解碼器 嵌入式:- 使用的 IC/零件:WM1811A 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
| CDKWM5102-S-1 | 功能描述:WM5102 - Audio, CODEC Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻編解碼器 嵌入式:- 使用的 IC/零件:WM5102 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。