- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379851 > CDK8920A (Cirrus Logic, Inc.) CRYSTAL LAN ISA PLUG-AND-PLAY ETHERNET CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | CDK8920A |
| 廠商： | Cirrus Logic, Inc. |
| 英文描述： | CRYSTAL LAN ISA PLUG-AND-PLAY ETHERNET CONTROLLER |
| 中文描述： | 水晶藍(lán)的ISA即插即用，即插即用以太網(wǎng)控制器 |
| 文件頁數(shù)： | 28/144頁 |
| 文件大?。?/td> | 1229K |
| 代理商： | CDK8920A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁
data/address/control bus. On the network side, it
interfaces to the internal Manchester encoder/de-
coder (ENDEC). The primary functions of the
MAC are: frame encapsulation and decapsula-
tion; error detection and handling; and, media
access management.
Frame Encapsulation and Decapsulation
The CS8920A’s MAC engine automatically as-
sembles transmit packets and disassembles
receive packets. It also determines if transmit
and receive frames are of legal minimum size.
Transmission:
Once the proper number of bytes
have been transferred to the CS8920A’s memory
(either 5, 381, 1021 bytes, or full frame), and
providing that access to the network is permitted,
the MAC automatically transmits the 7-byte pre-
amble (1010101b...), followed by the
Start-of-Frame Delimiter (SFD, 10101011b), and
then the serialized frame data. It then transmits
the Frame Check Sequence (FCS). The data after
the SFD and before the FCS (Destination Ad-
dress, Source Address, Length, and data field) is
supplied by the host. FCS generation by the
CS8920A may be disabled by setting the In-
hibitCRC bit (Register 9, TxCMD, bit C).
Figure 3.6 shows the Ethernet frame format.
Reception:
The MAC receives the incoming
packet as a serial stream of NRZ data from the
Manchester encoder/decoder. It begins by check-
ing for the SFD. Once the SFD is detected, the
MAC assumes all subsequent bits are frame data.
It reads the DA and compares it to the criteria
programmed into the address filter (see Section
5.3 for a description of Address Filtering). If the
DA passes the address filter, the frame is loaded
into the CS8920A’s memory. If the BufferCRC
bit (Register 3, RxCFG, bit B) is set, the re-
ceived FCS is also loaded into memory. Once
the entire packet has been received, the MAC
validates the FCS. If an error is detected, the
CRCerror bit (Register 4, RxEvent, Bit C) is set.
Enforcing Minimum Frame Size:
The MAC
provides minimum frame size enforcement of
both transmit and receive packets. When the
TxPadDis bit (Register 9, TxCMD, Bit D) is
clear, transmit frames will be padded with addi-
tional bits to ensure that the receiving station
receives a legal frame (64 bytes, including
CRC). When TxPadDis is set, the CS8920A will
not add pad bits and will transmit frames less
that 64 bytes. If a frame is received that is less
than 64 bytes (including CRC), the Runt bit
(Register 4, RxEvent, Bit D) will be set indicat-
ing the arrival of an illegal frame.
1 byte
up to 7 bytes
6 bytes
6 bytes
2 bytes N bytes M bytes
LLC data
Pad
FCS
4 bytes
preamble
frame length
min 64 bytes
max 1518 bytes
alternating 1s / 0s
SFD
DA
SA
The optional field, which is two bytes long, is
either a TYPE field for Ethernet applications or
a LENGTH field for IEEE 802.3 applications.
The Pad field will be used only to get the frame
to the minimum size. When the CS8920 adds pad
bytes, the pad is the last byte of the LLC data
field repeated M times.
Direction of Transmission
Frame
Packet
Optional Field
SFD = Start of Frame Delimiter
DA = Destination Address
SA = Source Address
LLC = Logical Link Control
FCS = Frame Check Sequence (also
called Cyclic Redundancy Check, or CRC)
Figure 3.6. Ethernet Frame Format
CS8920A
28
DS238PP2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDL13005 | NPN PLASTIC POWER TRANSISTOR |
| CDLL4150-1 | SWITCHING DIODE |
| CDLL4567A | Single Schmitt-Trigger Inverter 5-SOT-23 -40 to 85 |
| CDLL4568 | TEMPERATURE COMPENSATED ZENER REFERENCE DIODES |
| CDLL4568A | Single Schmitt-Trigger Inverter 5-SC70 -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDKEIL | 功能描述:開發(fā)軟件 Devel Software and Documention CD RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| CDKEIL-US | 功能描述:開發(fā)軟件 DEVELOPMENT SOFTWARE AND DOCUMENTATION CD RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| CDKWM1804-S-1 | 功能描述:WM1804 - Audio, Audio Processing Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻，音頻處理 嵌入式:- 使用的 IC/零件:WM1804 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
| CDKWM1811A-S-1 | 功能描述:WM1811A - Audio, CODEC Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻編解碼器 嵌入式:- 使用的 IC/零件:WM1811A 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
| CDKWM5102-S-1 | 功能描述:WM5102 - Audio, CODEC Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻編解碼器 嵌入式:- 使用的 IC/零件:WM5102 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。