- 您現(xiàn)在的位置：買賣IC網 > PDF目錄379851 > CDK8920A (Cirrus Logic, Inc.) CRYSTAL LAN ISA PLUG-AND-PLAY ETHERNET CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | CDK8920A |
| 廠商： | Cirrus Logic, Inc. |
| 英文描述： | CRYSTAL LAN ISA PLUG-AND-PLAY ETHERNET CONTROLLER |
| 中文描述： | 水晶藍的ISA即插即用，即插即用以太網控制器 |
| 文件頁數(shù)： | 108/144頁 |
| 文件大小： | 1229K |
| 代理商： | CDK8920A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁當前第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁
5.8
Transmit Operation
5.8.1
Overview
Packet transmission occurs in two phases. In the
first phase, the host moves the Ethernet frame
into the CS8920A’s buffer memory. The first
phase begins with the host issuing a Transmit
Command. This informs the CS8920A that a
frame is to be transmitted and tells the chip when
(i.e. after 5, 381, or 1021 bytes have been trans-
ferred or after the full frame has been transferred
to the CS8920A) and how the frame should be
sent (i.e. with or without CRC, with or without
pad bits, etc.). The host follows the Transmit
Command with the Transmit Length, indicating
how much buffer space is required. When buffer
space is available, the host writes the Ethernet
frame into the CS8920A’s internal memory, us-
ing either Memory or I/O space.
In the second phase of transmission, the
CS8920A converts the frame into an Ethernet
packet then transmits it onto the network. The
second phase begins with the CS8920A transmit-
ting the preamble and Start-of-Frame delimiter as
soon as the proper number of bytes have been
transferred into its transmit buffer (5, 381, 1021
bytes or full frame, depending on configuration).
The preamble and Start-of-Frame delimiter are
followed by the data transferred into the on-chip
buffer by the host (Destination Address, Source
Address, Length field and LLC data). If the
frame is less than 64 bytes, including CRC, the
CS8920A adds pad bits if configured to do so.
Finally, the CS8920A appends the proper 32-bit
CRC value.
5.8.2
Transmit Configuration
After each reset, the CS8920A must be config-
ured for transmit operation. This can be done
automatically, using an attached EEPROM, or by
writing configuration commands to the
CS8920A’s internal registers (see Section 3.3).
The items that must be configured include which
physical interface to use and which transmit
events cause interrupts.
Configuring the Physical Interface: Configuring
the physical interface consists of determining
which Ethernet interface should be active
(10BASE-T or AUI), and enabling the transmit
logic for serial transmission. Configuring the
Physical Interface is accomplished via the
LineCTL register (Register 13) and is described
in Table 5.12.
Note that the CS8920A will transmit in
10BASE-T mode when no link pulses are being
received only if bit DisableLT is set in register
Test Control (Register 19, bit 7).
Selecting which Events Cause Interrupts: The
TxCFG register (Register 7) and the BufCFG
register (Register B) are used to determine which
transmit events will cause interrupts to the host
processor. Tables 5.13 and 5.14 describe the in-
terrupt enable (iE) bits in these registers.
Register 13, LineCTL
Bit
7
8
Bit Name
SerTxON
AUIonly
Operation
When set, transmission enabled.
When set, AUI selected (takes
precedence over AutoAUI/10BT). When
clear, 10BASE-T is selected.
When set, automatic interface
selection is enabled.
When set, the modified backoff
algorithm is used. When clear, the
standard backoff algorithm is used.
When set, two-part deferral is disabled.
9
AutoAUI/
10BT
Mod
BackoffE
B
D
2-part
DefDis
Table 5.12. Physical Interface Configuration
CS8920A
108
DS238PP2
相關PDF資料 |
PDF描述 |
|---|---|
| CDL13005 | NPN PLASTIC POWER TRANSISTOR |
| CDLL4150-1 | SWITCHING DIODE |
| CDLL4567A | Single Schmitt-Trigger Inverter 5-SOT-23 -40 to 85 |
| CDLL4568 | TEMPERATURE COMPENSATED ZENER REFERENCE DIODES |
| CDLL4568A | Single Schmitt-Trigger Inverter 5-SC70 -40 to 85 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CDKEIL | 功能描述:開發(fā)軟件 Devel Software and Documention CD RoHS:否 制造商:Atollic Inc. 產品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| CDKEIL-US | 功能描述:開發(fā)軟件 DEVELOPMENT SOFTWARE AND DOCUMENTATION CD RoHS:否 制造商:Atollic Inc. 產品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| CDKWM1804-S-1 | 功能描述:WM1804 - Audio, Audio Processing Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻，音頻處理 嵌入式:- 使用的 IC/零件:WM1804 主要屬性:- 輔助屬性:- 所含物品:板 標準包裝:1 |
| CDKWM1811A-S-1 | 功能描述:WM1811A - Audio, CODEC Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻編解碼器 嵌入式:- 使用的 IC/零件:WM1811A 主要屬性:- 輔助屬性:- 所含物品:板 標準包裝:1 |
| CDKWM5102-S-1 | 功能描述:WM5102 - Audio, CODEC Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻編解碼器 嵌入式:- 使用的 IC/零件:WM5102 主要屬性:- 輔助屬性:- 所含物品:板 標準包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復。