- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379851 > CDK8920A (Cirrus Logic, Inc.) CRYSTAL LAN ISA PLUG-AND-PLAY ETHERNET CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | CDK8920A |
| 廠商： | Cirrus Logic, Inc. |
| 英文描述： | CRYSTAL LAN ISA PLUG-AND-PLAY ETHERNET CONTROLLER |
| 中文描述： | 水晶藍(lán)的ISA即插即用，即插即用以太網(wǎng)控制器 |
| 文件頁數(shù)： | 35/144頁 |
| 文件大?。?/td> | 1229K |
| 代理商： | CDK8920A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁
occur. The nominal 3 dB cutoff frequency of the
filters is 16 MHz, and the nominal attenuation at
30 MHz (3rd harmonic) is -27 dB.
Transmitter
When configured for 10BASE-T operation, Man-
chester encoded data from the ENDEC is fed
into the transmitter’s pre-distortion circuit where
initial wave shaping and pre-equalization is per-
formed. The output of the pre-distortion circuit is
fed into the transmit filter where final wave
shaping occurs and unwanted noise is removed.
The signal then passes to the differential driver
where it is amplified and driven out of the
TXD+/TXD- pins.
In the absence of transmit packets, the transmit-
ter generates link pulses in accordance with
section 14.2.1.1 of the Ethernet standard. Trans-
mitted link pulses are positive pulses, one bit
time wide, typically generated at a rate of one
every 16 ms. The 16 ms timer starts whenever
the transmitter completes an End-of-Frame
(EOF) sequence. Thus, there is a link pulse 16
ms after an EOF unless there is another transmit-
ted packet. Figure 3.11 diagrams the operation of
the Link Pulse Generator.
If no link pulses are being received on the re-
ceiver, the 10BASE-T transmitter is internally
forced to an inactive state unless bit DisableLT
in register 19 (Test Control register) is set to one.
Receiver
The 10BASE-T receive section consists of the
receive filter, squelch circuit, polarity detection
and correction circuit, and link pulse detector.
Squelch Circuit:
The 10BASE-T squelch circuit
determines when valid data is present on the
RXD+/RXD- pair. Incoming signals passing
through the receive filter are tested by the
squelch circuit. Any signal with amplitude less
than the squelch threshold (either positive or
negative, depending on polarity) is rejected.
Extended Range:
The CS8920A supports an Ex-
tended Range feature that reduces the 10BASE-T
receive squelch threshold by approximately 6
dB. This allows the CS8920A to operate with
10BASE-T cables that are longer than 100 me-
ters (100 meters is the maximum length specified
by the Ethernet standard). The exact additional
distance depends on the quality of the cable and
the amount of electro-magnetic noise in the sur-
rounding environment. To activate this feature,
the host must set the LoRxSquelch bit (Register
13, LineCTL, Bit E).
Auto-Negotiation
The CS8920A supports Auto-Negotiation, the
mechanism that allows the two devices on either
end of a 10Base-T link segment to share infor-
mation and automatically configure both devices
for maximum performance. When configured for
Auto-Negotiation, the CS8920A will detect and
automatically operate full-duplex, if the device
on the other end of the link segment also sup-
ports full-duplex and Auto-Negotiation. The
CS8920A Auto-Negotiation capability is fully
compliant with the relevant portions of section
28 of the IEEE 802.3u standard.
Auto-Negotiation encapsulates information
within a burst of closely spaced link integrity
test pulses, referred to as a Fast Link Pulse
(FLP) Burst. The FLP Burst consists of a series
of link integrity pulses which form an alternating
clock / data sequence. Extraction of the data bits
from the FLP Burst yields a Link Code Word
which identifies the capability of the remote de-
vice. To remain interoperable with existing
10Base-T devices, the CS8920A also supports
the reception of 10Base-T compliant link integ-
rity test pulses, refered to as Normal Link Pulses
(NLP). Devices that respond to the CS8920A
with a Normal Link Pulse, cause the CS8920A
to operate as a 10Base-T half-duplex device.
CS8920A
DS238PP2
35
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDL13005 | NPN PLASTIC POWER TRANSISTOR |
| CDLL4150-1 | SWITCHING DIODE |
| CDLL4567A | Single Schmitt-Trigger Inverter 5-SOT-23 -40 to 85 |
| CDLL4568 | TEMPERATURE COMPENSATED ZENER REFERENCE DIODES |
| CDLL4568A | Single Schmitt-Trigger Inverter 5-SC70 -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDKEIL | 功能描述:開發(fā)軟件 Devel Software and Documention CD RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| CDKEIL-US | 功能描述:開發(fā)軟件 DEVELOPMENT SOFTWARE AND DOCUMENTATION CD RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| CDKWM1804-S-1 | 功能描述:WM1804 - Audio, Audio Processing Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻，音頻處理 嵌入式:- 使用的 IC/零件:WM1804 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
| CDKWM1811A-S-1 | 功能描述:WM1811A - Audio, CODEC Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻編解碼器 嵌入式:- 使用的 IC/零件:WM1811A 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
| CDKWM5102-S-1 | 功能描述:WM5102 - Audio, CODEC Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻編解碼器 嵌入式:- 使用的 IC/零件:WM5102 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。