- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379851 > CDK8920A (Cirrus Logic, Inc.) CRYSTAL LAN ISA PLUG-AND-PLAY ETHERNET CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | CDK8920A |
| 廠商： | Cirrus Logic, Inc. |
| 英文描述： | CRYSTAL LAN ISA PLUG-AND-PLAY ETHERNET CONTROLLER |
| 中文描述： | 水晶藍(lán)的ISA即插即用，即插即用以太網(wǎng)控制器 |
| 文件頁數(shù)： | 119/144頁 |
| 文件大小： | 1229K |
| 代理商： | CDK8920A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁當(dāng)前第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁
For the CS8920A to signal a wakeup interrupt,
the RouteWakeup bit (LineCTL, register 13, bit
A) must be set, and the ISA bus must be pow-
ered up. When a wakeup frame is recognized, the
presently programmed interrupt pin remains as-
serted until the interrupt has been acknowledged
by reading the ISQ. The host is responsible for
determining the interrupt cause. The wakeup in-
terrupt signal meets all ISA bus requirements for
interrupt signals.
After the wakeup signals are generated, the
CS8920A will automatically reset the WakeupEN
bit to 0 and return to NORMAL state. alterna-
tively, the CS8920A will transition from the
STANDBY state to the reset state at any time if
the ISA bus transitions to powered down or if a
reset signal is recognized.
DROPPING PACKETS State
The CS8920A will enter the DROPPING PACK-
ETS state after reset if the ISA bus is not
powered, and if WakeupEN is off. The CS8920A
will look for normal frames, ignore wakeup
frames, and shut off the CS8920A ISA bus driv-
ers. Therefore, the CS8920A will not pass
received frames to the CPU. This state is exited
and the RESET state is entered upon detecting
that the ISA bus in now powered, or upon reset
signal recognition.
Definition of a Magic Packet Wakeup Frame
A received wakeup frame must pass the pres-
ently selected CS8920A destination address
filter. Typically, the frame will be a broadcast
frame because broadcast frames can pass through
routers, even if the IA is not present in the router
address tables. The payload of the frame must
contain at least six contiguous synchronization
bytes (six repetitions of FFh) followed immedi-
ately by sixteen repetitions of the 6-byte IA, with
no unused bits between successive IA occur-
rences. This information can appear anywhere in
the payload, but must be byte aligned. The
CS8920A uses the six FF bytes to determine
when to begin the address match.
A wakeup frame may contain multiple occur-
rences of the "six FFh + sixteen IA" pattern. The
CS8920A checks each pattern for an IA match.
Multiple patterns allow both the burned-in IEEE
IA and also a locally-administered IA to be
broadcast. The CS8920A compares the address
in the pattern with the contents of the IA address
register (located at PacketPage base + 0158h), to
determine if the PC should be awakened. In
STANDBY state, the PacketPage location will
contain a locally administered IA if such an ad-
dress has been loaded by the driver. Note that
upon entering the SUSPEND state (stopped ISA
bus), the PacketPage location will always contain
the burned-in IEEE address.
Use of Magic Packet Trade Mark
Customers who use the CS8920A Magic Packet
capability in their products are requested to use
the Magic Packet
TM
trademark in their applicable
sales and advertising documentation. Any cus-
tomer referring to Magic Packet in their literature
should attribute ownership of the trademark to
AMD, and should contact AMD for attribution
instructions.
Considerations for Hardware Design
Systems which implement wakeup-via-LAN will
generally use a seperate power supply for the
CS8920A. Please contact Crystal for board
deisgn guidelines.
CS8920A
DS238PP2
119
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDL13005 | NPN PLASTIC POWER TRANSISTOR |
| CDLL4150-1 | SWITCHING DIODE |
| CDLL4567A | Single Schmitt-Trigger Inverter 5-SOT-23 -40 to 85 |
| CDLL4568 | TEMPERATURE COMPENSATED ZENER REFERENCE DIODES |
| CDLL4568A | Single Schmitt-Trigger Inverter 5-SC70 -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDKEIL | 功能描述:開發(fā)軟件 Devel Software and Documention CD RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| CDKEIL-US | 功能描述:開發(fā)軟件 DEVELOPMENT SOFTWARE AND DOCUMENTATION CD RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| CDKWM1804-S-1 | 功能描述:WM1804 - Audio, Audio Processing Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻，音頻處理 嵌入式:- 使用的 IC/零件:WM1804 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
| CDKWM1811A-S-1 | 功能描述:WM1811A - Audio, CODEC Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻編解碼器 嵌入式:- 使用的 IC/零件:WM1811A 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
| CDKWM5102-S-1 | 功能描述:WM5102 - Audio, CODEC Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻編解碼器 嵌入式:- 使用的 IC/零件:WM5102 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。