參數(shù)資料
型號(hào): CDK8920A
廠商: Cirrus Logic, Inc.
英文描述: CRYSTAL LAN ISA PLUG-AND-PLAY ETHERNET CONTROLLER
中文描述: 水晶藍(lán)的ISA即插即用,即插即用以太網(wǎng)控制器
文件頁(yè)數(shù): 17/144頁(yè)
文件大?。?/td> 1229K
代理商: CDK8920A
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)
than approximately 2.5 V
and
the crystal oscilla-
tor has stabilized.
Power-Down Reset:
If the supply voltage drops
below approximately 2.5 V, there is a chip-wide
reset. The CS8920A comes out of reset once the
power supply returns to a level greater than ap-
proximately 2.5 V
and
the crystal oscillator has
stabilized.
EEreset:
There is a chip-wide reset if the
CS8920A detects an EEPROM checksum error.
(see Section 3.1).
Software Initiated Reset:
There is a chip-wide
reset whenever the RESET bit (Register 15,
SelfCTL, Bit 6) is set. The Plug and Play card
select number, Plug and Play Rd Data port,
PnP_disable bit, IO base address register, mem-
ory base address register, interrupt register, and
DMA register are preserved. The digital logic is
reset, but the analog circuits are not.
Hardware (HW) Standby or Suspend:
The
CS8920A goes though a chip-wide reset when-
ever it enters or exits either HW Standby mode
or HW Suspend mode (see Section 3.8 for more
information about HW Standby and Suspend).
Software (SW) Suspend:
Whenever the
CS8920A enters SW Suspend mode, all registers
and circuits are reset except for the ISA I/O Base
Address register (located at PacketPage base +
0360h) and the SelfCTL register (Register 15).
Upon exit, there is a chip-wide reset (see Section
3.8 for more information about SW Suspend).
PnP Initiated Reset:
Writing a one (setting
bit[0]) to the Plug and Play Config Control reg-
ister (address 0x02) causes all digital registers to
be reset, including the CS8920A’s Card select
Number and Plug and Play Read Data Port ad-
dress. At the end of the reset, the CS8920A will
attempt to read configuration information from
EEPROM. The analog circuits are not reset.
Magic Packet Frame Generated Reset:
In power
down mode, with WakeupEn=1, the CS8920A
won’t reset completely unless the reset signal it
detects is followed by 6 MEMR cycles. The
Magic Packet frame generated reset ensures the
CS8920A resets only when it receives a true
power up reset signal.
3.3.2
Allowing Time for Reset Operation
After a reset, the CS8920A goes through a self
configuration. This includes calibrating on-chip
analog circuitry, and reading EEPROM for valid-
ity and configuration. Time required for the reset
calibration is typically 10 ms. Software drivers
should not access registers internal to the
CS8920A during this time. When calibration is
done, bit INITD in the Self Status Register (reg-
ister 16) is set indicating that initialization is
complete, and the SIBUSY bit in the same regis-
ter is cleared indicating the EEPROM is no
longer being read or programmed.
3.3.3
Bus Reset Considerations
The CS8920A reads 3000h from IObase+0Ah
after the reset, until the software writes a non-
zero value at IObase+0Ah. The 3000h address
can be used as part of the CS8920A signature
when the system scans for the CS8920A. See
Section 4.12, I/O Space Operation.
After a reset, the ISA bus outputs IRQx and
DRQx are tri-stated, thus avoiding any interrupt
or DMA channel conflicts on the ISA bus at
power-up time.
Initialization
After each reset (except EEPROM Reset), the
CS8920A checks the sense of the EEDI pin to
see if an external EEPROM is present. If EEDI
is high, an EEPROM is present and the
CS8920A automatically loads the configuration
data stored in the EEPROM into its internal reg-
isters (see next section). If EEDI is low, an
CS8920A
DS238PP2
17
相關(guān)PDF資料
PDF描述
CDL13005 NPN PLASTIC POWER TRANSISTOR
CDLL4150-1 SWITCHING DIODE
CDLL4567A Single Schmitt-Trigger Inverter 5-SOT-23 -40 to 85
CDLL4568 TEMPERATURE COMPENSATED ZENER REFERENCE DIODES
CDLL4568A Single Schmitt-Trigger Inverter 5-SC70 -40 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CDKEIL 功能描述:開發(fā)軟件 Devel Software and Documention CD RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
CDKEIL-US 功能描述:開發(fā)軟件 DEVELOPMENT SOFTWARE AND DOCUMENTATION CD RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
CDKWM1804-S-1 功能描述:WM1804 - Audio, Audio Processing Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻,音頻處理 嵌入式:- 使用的 IC/零件:WM1804 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1
CDKWM1811A-S-1 功能描述:WM1811A - Audio, CODEC Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻編解碼器 嵌入式:- 使用的 IC/零件:WM1811A 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1
CDKWM5102-S-1 功能描述:WM5102 - Audio, CODEC Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻編解碼器 嵌入式:- 使用的 IC/零件:WM5102 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1