- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379851 > CDK8920A (Cirrus Logic, Inc.) CRYSTAL LAN ISA PLUG-AND-PLAY ETHERNET CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | CDK8920A |
| 廠商： | Cirrus Logic, Inc. |
| 英文描述： | CRYSTAL LAN ISA PLUG-AND-PLAY ETHERNET CONTROLLER |
| 中文描述： | 水晶藍(lán)的ISA即插即用，即插即用以太網(wǎng)控制器 |
| 文件頁數(shù)： | 39/144頁 |
| 文件大小： | 1229K |
| 代理商： | CDK8920A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁
4.0
PACKETPAGE ARCHITECTURE
4.1
PacketPage Overview
The CS8920A architecture is based on a unique,
highly-efficient method of accessing internal reg-
isters and buffer memory known as PacketPage.
PacketPage provides a unified way of controlling
the CS8920A in Memory or I/O space that mini-
mizes CPU overhead and simplifies software. It
provides a flexible set of performance features
and configuration options, allowing designers to
develop Ethernet circuits that meet their particu-
lar system requirements.
Integrated Memory
Central to the CS8920A architecture is a 4-Kbyte
page of integrated RAM known as PacketPage
memory. PacketPage memory is used for tempo-
rary storage of transmit and receive frames, and
for internal registers. Access to this memory is
done directly, through Memory space operations
(Section 4.11), or indirectly, though I/O space
operations (Section 4.12). In most cases, Mem-
ory Mode will provide the best overall
performance, because ISA Memory operations
require fewer cycles than I/O operations. I/O
Mode is the CS8920A’s default configuration and
is used when memory space is not available or
when special operations are required (e.g. wak-
ing the CS8920A from the Software Sleep state
requires the host to write to the CS8920A’s as-
signed I/O space).
The user-accessible portion of PacketPage mem-
ory is organized into the following sections:
Bus Interface Registers
The Bus Interface registers are used to configure
the CS8920A’s ISA-bus interface and to map the
CS8920A into the host system’s I/O and Mem-
ory space. Most of these registers are written
only during initialization, remaining unchanged
while the CS8920A is in normal operating mode.
The exceptions to this are the DMA registers
which are modified continually whenever the
CS8920A is using DMA. These registers are de-
scribed in more detail in Section 4.3.
Status and Control Registers
The Status and Control registers are the primary
means of controlling and getting status of the
CS8920A. They are described in more detail in
Section 4.4.
Initiate Transmit Registers
The TxCMD/TxLength registers are used to initi-
ate Ethernet frame transmission. These registers
are described in more detail in Section 4.6. (See
Section 5.8 for a description of frame transmis-
sion.)
Address Filter Registers
The Filter registers store the Individual Address
filter and Logical Address filter used by the Des-
tination Address (DA) filter. These registers are
described in more detail in Section 4.7. For a de-
scription of the DA filter, see Section 5.3.
Plug and Play Registers
Plug and Play registers hold resources assigned
by a plug and play configuration manager. These
resources include IO and memory base address,
interrupt number and DMA channel. See section
4.8.
PacketPage
Address
0000h - 0048h
Product/Bus Specific Registers
0100h - 013Fh
Status and Normal Control Registers
0120h
Interrupt Status Queue
0140h - 015Dh
Ethernet, or Line, Related Registers
0330h - 03FFh
Plug and Play Registers
0400h - 09FFh
Current Receive Frame Virtual Map
0A00h - 0FFFh
Current Transmit Frame Virtual Map
Contents
CS8920A
DS238PP2
39
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDL13005 | NPN PLASTIC POWER TRANSISTOR |
| CDLL4150-1 | SWITCHING DIODE |
| CDLL4567A | Single Schmitt-Trigger Inverter 5-SOT-23 -40 to 85 |
| CDLL4568 | TEMPERATURE COMPENSATED ZENER REFERENCE DIODES |
| CDLL4568A | Single Schmitt-Trigger Inverter 5-SC70 -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDKEIL | 功能描述:開發(fā)軟件 Devel Software and Documention CD RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| CDKEIL-US | 功能描述:開發(fā)軟件 DEVELOPMENT SOFTWARE AND DOCUMENTATION CD RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| CDKWM1804-S-1 | 功能描述:WM1804 - Audio, Audio Processing Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻，音頻處理 嵌入式:- 使用的 IC/零件:WM1804 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
| CDKWM1811A-S-1 | 功能描述:WM1811A - Audio, CODEC Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻編解碼器 嵌入式:- 使用的 IC/零件:WM1811A 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
| CDKWM5102-S-1 | 功能描述:WM5102 - Audio, CODEC Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻編解碼器 嵌入式:- 使用的 IC/零件:WM5102 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。