參數(shù)資料
型號(hào)： CDK8920A
廠商： Cirrus Logic, Inc.
英文描述： CRYSTAL LAN ISA PLUG-AND-PLAY ETHERNET CONTROLLER
中文描述： 水晶藍(lán)的ISA即插即用，即插即用以太網(wǎng)控制器
文件頁(yè)數(shù)： 39/144頁(yè)
文件大?。?/td> 1229K
代理商： CDK8920A
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)當(dāng)前第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)
4.0
PACKETPAGE ARCHITECTURE
4.1
PacketPage Overview
The CS8920A architecture is based on a unique,
highly-efficient method of accessing internal reg-
isters and buffer memory known as PacketPage.
PacketPage provides a unified way of controlling
the CS8920A in Memory or I/O space that mini-
mizes CPU overhead and simplifies software. It
provides a flexible set of performance features
and configuration options, allowing designers to
develop Ethernet circuits that meet their particu-
lar system requirements.
Integrated Memory
Central to the CS8920A architecture is a 4-Kbyte
page of integrated RAM known as PacketPage
memory. PacketPage memory is used for tempo-
rary storage of transmit and receive frames, and
for internal registers. Access to this memory is
done directly, through Memory space operations
(Section 4.11), or indirectly, though I/O space
operations (Section 4.12). In most cases, Mem-
ory Mode will provide the best overall
performance, because ISA Memory operations
require fewer cycles than I/O operations. I/O
Mode is the CS8920A’s default configuration and
is used when memory space is not available or
when special operations are required (e.g. wak-
ing the CS8920A from the Software Sleep state
requires the host to write to the CS8920A’s as-
signed I/O space).
The user-accessible portion of PacketPage mem-
ory is organized into the following sections:
Bus Interface Registers
The Bus Interface registers are used to configure
the CS8920A’s ISA-bus interface and to map the
CS8920A into the host system’s I/O and Mem-
ory space. Most of these registers are written
only during initialization, remaining unchanged
while the CS8920A is in normal operating mode.
The exceptions to this are the DMA registers
which are modified continually whenever the
CS8920A is using DMA. These registers are de-
scribed in more detail in Section 4.3.
Status and Control Registers
The Status and Control registers are the primary
means of controlling and getting status of the
CS8920A. They are described in more detail in
Section 4.4.
Initiate Transmit Registers
The TxCMD/TxLength registers are used to initi-
ate Ethernet frame transmission. These registers
are described in more detail in Section 4.6. (See
Section 5.8 for a description of frame transmis-
sion.)
Address Filter Registers
The Filter registers store the Individual Address
filter and Logical Address filter used by the Des-
tination Address (DA) filter. These registers are
described in more detail in Section 4.7. For a de-
scription of the DA filter, see Section 5.3.
Plug and Play Registers
Plug and Play registers hold resources assigned
by a plug and play configuration manager. These
resources include IO and memory base address,
interrupt number and DMA channel. See section
4.8.
PacketPage
Address
0000h - 0048h
Product/Bus Specific Registers
0100h - 013Fh
Status and Normal Control Registers
0120h
Interrupt Status Queue
0140h - 015Dh
Ethernet, or Line, Related Registers
0330h - 03FFh
Plug and Play Registers
0400h - 09FFh
Current Receive Frame Virtual Map
0A00h - 0FFFh
Current Transmit Frame Virtual Map
Contents
CS8920A
DS238PP2
39
相關(guān)PDF資料
PDF描述
CDL13005 NPN PLASTIC POWER TRANSISTOR
CDLL4150-1 SWITCHING DIODE
CDLL4567A Single Schmitt-Trigger Inverter 5-SOT-23 -40 to 85
CDLL4568 TEMPERATURE COMPENSATED ZENER REFERENCE DIODES
CDLL4568A Single Schmitt-Trigger Inverter 5-SC70 -40 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CDKEIL 功能描述:開發(fā)軟件 Devel Software and Documention CD RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
CDKEIL-US 功能描述:開發(fā)軟件 DEVELOPMENT SOFTWARE AND DOCUMENTATION CD RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
CDKWM1804-S-1 功能描述:WM1804 - Audio, Audio Processing Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻，音頻處理 嵌入式:- 使用的 IC/零件:WM1804 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1
CDKWM1811A-S-1 功能描述:WM1811A - Audio, CODEC Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻編解碼器 嵌入式:- 使用的 IC/零件:WM1811A 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1
CDKWM5102-S-1 功能描述:WM5102 - Audio, CODEC Evaluation Board 制造商:cirrus logic inc. 系列:- 零件狀態(tài):有效 主要用途:音頻編解碼器 嵌入式:- 使用的 IC/零件:WM5102 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*