III PERIPHERAL BLOCK: SINGLE MASTER I2C-BUS
S1C33T01 FUNCTION PART
EPSON
B-III-9-21
SDAS0: Ch. 0 data spike suppresion circuit (D1) / Single-master I
2C-bus Ch. 0 I/O select register
(0x40328)
SCLS0: Ch. 0 clock spike suppresion circuit (D0) / Single-master I
2C-bus Ch. 0 I/O select register
(0x40328)
SDAS1: Ch. 1 data spike suppresion circuit (D1) / Single-master I
2C-bus Ch. 1 I/O select register
(0x40338)
SCLS1: Ch. 1 clock spike suppresion circuit (D0) / Single-master I
2C-bus Ch. 1 I/O select register
(0x40338)
Specifies whether the spike suppression circuit is included on the SDAx and SCLx pins.
Write "1": Spike suppression circuit enabled.
Write "0": Spike suppression circuit disabled.
Read: Valid
This bit is cleared to "0" by a software reset (I2CSRx = "1").
At initial reset, the state of this register is undefined.
D0_MD1-D0_MD0: Ch. 0 DMA mode setting (D[1:0]) / Single-master I
2C-bus Ch. 0 DMA mode setting
register (0x40329)
D1_MD1-D1_MD0: Ch. 1 DMA mode setting (D[1:0]) / Single-master I
2C-bus Ch. 1 DMA mode setting
register (0x40339)
Sets the DMA mode. Only single transfer mode is supported.
D_MD[1:0]
Setting
00
No DMA. Transfers are performed without using the DMA function.
01
Reserved.
10
IDMA. Dual address mode DMA transfers (no EOP). The DMA counter is used.
11
HSDMA. Dual address mode DMA transfers (with EOP).
This bit is cleared to "0" by a software reset (I2CSRx = "1").
At initial reset, the state of this register is undefined.
D0_CNT7-D0_CNT0: Ch. 0 IDMA type counter value (lower byte)(D[7:0]) / Single-master I
2C-bus Ch. 0
IDMA counter (lower) register (0x4032A)
D0_CNT15-D0_CNT8: Ch. 0 IDMA type counter value (upper byte)(D[7:0]) / Single-master I
2C-bus Ch. 0
IDMA counter (upper) register (0x4032B)
D1_CNT7-D1_CNT0: Ch. 1 IDMA type counter value (lower byte)(D[7:0]) / Single-master I
2C-bus Ch. 1
IDMA counter (lower) register (0x4033A)
D1_CNT15-D1_CNT8: Ch. 1 IDMA type counter value (upper byte)(D[7:0]) / Single-master I
2C-bus Ch. 1
IDMA counter (upper) register (0x4033B)
Transfer counter (16 bits) used during IDMA transfers (when Dx_MD[1:0] = "10"). This counter is set to the
number of bytes transmitted or received.
Note: Since this register does not have a read protect function, applications should read out the register
twice and compare the values to verify that they match.
I2CTDBE0: Ch .0 transmit data buffer empty (D3) / Single-master I
2C-bus Ch. 0 DMA status register
(0x4032C)
I2CTDBE1: Ch .1 transmit data buffer empty (D3) / Single-master I
2C-bus Ch. 1 DMA status register
(0x4033C)
This bit is set to "1" when the contents of the single-master I
2 C-bus transmit data register are written to the transmit
shift register. This bit is cleared to "0" when the next data is written to the transmit data register.
Read "1": Transmit data register ready
Read "0": Transmit data register full
Write: Invalid