
III PERIPHERAL BLOCK: SINGLE MASTER I2C-BUS
S1C33T01 FUNCTION PART
EPSON
B-III-9-15
Table 9.9
Register Initialized by Software Reset
Bit
Register
I2CTDx[7:0]:Transmit data
(D[7:0]) / Single-master I
2C-bus Ch. 0 transmit data register (0x40320)
(D[7:0]) / Single-master I
2C-bus Ch. 1 transmit data register (0x40330)
I2CRDx[7:0]:Receive data
(D[7:0]) / Single-master I
2C-bus Ch. 0 receive data register (0x40321)
(D[7:0]) / Single-master I
2C-bus Ch. 1 receive data register (0x40331)
CLKWx:Clock wait
(D4) / Single-master I
2C-bus Ch. 0 control register (0x40322)
(D4) / Single-master I
2C-bus Ch. 1 control register (0x40332)
TACKx:Transmit ACK signal
(D3) / Single-master I
2C-bus Ch. 0 control register (0x40322)
(D3) / Single-master I
2C-bus Ch. 1 control register (0x40332)
TRNSx[2:0]:Operation command
(D[2:0]) / Single-master I
2C-bus Ch. 0 control register (0x40322)
(D[2:0]) / Single-master I
2C-bus Ch. 1 control register (0x40332)
RUNx:Command operation state
(D7) / Single-master I
2C-bus Ch. 0 status register (0x40323)
(D7) / Single-master I
2C-bus Ch. 1 status register (0x40333)
UBx:Ch. 0/1 bus usage state
(D3) / Single-master I
2C-bus Ch. 0 status register (0x40323)
(D3) / Single-master I
2C-bus Ch. 1 status register (0x40333)
BBx:I2C-bus usage state
(D2) / Single-master I
2C-bus Ch. 0 status register (0x40323)
(D2) / Single-master I
2C-bus Ch. 1 status register (0x40333)
EHx:Error flag
(D1) / Single-master I
2C-bus Ch. 0 status register (0x40323)
(D1) / Single-master I
2C-bus Ch. 1 status register (0x40333)
CMPx: Ch. 0/1 transmit command
complete
(D0) / Single-master I
2C-bus Ch. 0 status register (0x40323)
(D0) / Single-master I
2C-bus Ch. 1 status register (0x40333)
RACKx:Receive ACK signal
(D4) / Single-master I
2C-bus Ch. 0 error status register (0x40324)
(D4) / Single-master I
2C-bus Ch. 1 error status register (0x40334)
CMSx:Clock mismatch
(D3) / Single-master I
2C-bus Ch. 0 error status register (0x40324)
(D3) / Single-master I
2C-bus Ch. 1 error status register (0x40334)
DMSx:Data mismatch
(D2) / Single-master I
2C-bus Ch. 0 error status register (0x40324)
(D2) / Single-master I
2C-bus Ch. 1 error status register (0x40334)
SPDx:Stop condition
(D1) / Single-master I
2C-bus Ch. 0 error status register (0x40324)
(D1) / Single-master I
2C-bus Ch. 1 error status register (0x40334)
STDx:Start condition
(D0) / Single-master I
2C-bus Ch. 0 error status register (0x40324)
(D0) / Single-master I
2C-bus Ch. 1 error status register (0x40334)
IS_EHx:Interrupt error status
(D3) / Single-master I
2C-bus Ch. 0 interrupt control/status register (0x40325)
(D3) / Single-master I
2C-bus Ch. 1 interrupt control/status register (0x40335)
IS_CMPx:Interrupt complete
(D2) / Single-master I
2C-bus Ch. 0 interrupt control/status register (0x40325)
(D2) / Single-master I
2C-bus Ch. 1 interrupt control/status register (0x40335)
IC_EHx:Error interrupt
(D1) / Single-master I
2C-bus Ch. 0 interrupt control/status register (0x40325)
(D1) / Single-master I
2C-bus Ch. 1 interrupt control/status register (0x40335)
IC_CMPx:Complete interrupt
(D0) / Single-master I
2C-bus Ch. 0 interrupt control/status register (0x40325)
(D0) / Single-master I
2C-bus Ch. 1 interrupt control/status register (0x40335)
SDAPx:Data push-pull
(D3) / Single-master I
2C-bus Ch. 0 I/O select register (0x40328)
(D3) / Single-master I
2C-bus Ch. 1 I/O select register (0x40338)
SCLPx:Clock push-pull
(D2) / Single-master I
2C-bus Ch. 0 I/O select register (0x40328)
(D2) / Single-master I
2C-bus Ch. 1 I/O select register (0x40338)
SDASx:Data spike suppression circuit
(D1) / Single-master I
2C-bus Ch. 0 I/O select register (0x40328)
(D1) / Single-master I
2C-bus Ch. 1 I/O select register (0x40338)
SCLSx:Clock spike suppression circuit
(D0) / Single-master I
2C-bus Ch. 0 I/O select register (0x40328)
(D0) / Single-master I
2C-bus Ch. 1 I/O select register (0x40338)
Dx_MD[1:0]:DMA mode setting
(D[1:0]) / Single-master I
2C-bus Ch. 0 DMA mode setting register (0x40329)
(D[1:0]) / Single-master I
2C-bus Ch. 1 DMA mode setting register (0x40339)
I2CTDBEx:Transmit data buffer empty
(D3) / Single-master I
2C-bus Ch. 0 DMA status register (0x4032C)
(D3) / Single-master I
2C-bus Ch. 1 DMA status register (0x4033C)
I2CRDBUx:Receive data buffer update
(D2) / Single-master I
2C-bus Ch. 0 DMA status register (0x4032C)
(D2) / Single-master I
2C-bus Ch. 1 DMA status register (0x4033C)
RDREQx_H:Read DMA request signal
status
(D1) / Single-master I
2C-bus Ch. 0 DMA status register (0x4032C)
(D1) / Single-master I
2C-bus Ch. 1 DMA status register (0x4033C)
WDREQx_H:Write DMA request signal
status
(D0) / Single-master I
2C-bus Ch. 0 DMA status register (0x4032C)
(D0) / Single-master I
2C-bus Ch. 1 DMA status register (0x4033C)