
III PERIPHERAL BLOCK: SERIAL INTERFACE
B-III-8-2
EPSON
S1C33T01 FUNCTION PART
I/O Pins of Serial Interface
Table 8.1 lists the I/O pins used by the serial interface.
Table 8.1
Serial-Interface Pin Configuration
Pin name
I/O
Function
Function select bit
P00/SIN0
I/O I/O port / Serial IF Ch.0 data input
CFP00(D0)/P0 function select register(0x402D0)
P01/SOUT0
I/O I/O port / Serial IF Ch.0 data output
CFP01(D1)/P0 function select register(0x402D0)
P02/#SCLK0
I/O I/O port / Serial IF Ch.0 clock input/output
CFP02(D2)/P0 function select register(0x402D0)
P03/#SRDY0
I/O I/O port / Serial IF Ch.0 ready input/output
CFP03(D3)/P0 function select register(0x402D0)
P04/SIN1/
#DMAACK2
I/O I/O port / Serial IF Ch.1 data input
CFP04(D4)/P0 function select register(0x402D0)
CFEX4(D4)/Port function extension register(0x402DF)
P05/SOUT1/
#DMAEND2
I/O I/O port / Serial IF Ch.1 data output
CFP05(D5)/P0 function select register(0x402D0)
CFEX5(D5)/Port function extension register(0x402DF)
P06/#SCLK1/
#DMAACK3
I/O I/O port / Serial IF Ch.1 clock input/output
CFP06(D6)/P0 function select register(0x402D0)
CFEX6(D6)/Port function extension register(0x402DF)
P07/#SRDY1/
#DMAEND3
I/O I/O port / Serial IF Ch.1 ready input/output
CFP07(D7)/P0 function select register(0x402D0)
CFEX7(D7)/Port function extension register(0x402DF)
P40/SIN2
I/O I/O port / Serial IF Ch.2 data input
CFP40(D0)/P4 function select register(0x40300)
P41/SOUT2
I/O I/O port / Serial IF Ch.2 data output
CFP41(D1)/P4 function select register(0x40300)
P42/#SCLK2
I/O I/O port / Serial IF Ch.2 clock input/output
CFP42(D2)/P4 function select register(0x40300)
P43/#SRDY2
I/O I/O port / Serial IF Ch.2 ready input/output
CFP43(D3)/P4 function select register(0x40300)
P44/SIN3
I/O I/O port / Serial IF Ch.3 data input
CFP44(D4)/P4 function select register(0x40300)
P45/SOUT2
I/O I/O port / Serial IF Ch.3 data output
CFP45(D5)/P4 function select register(0x40300)
P46/#SCLK3
I/O I/O port / Serial IF Ch.3 data clock input/output
CFP46(D6)/P4 function select register(0x40300)
P47/#SRDY3
I/O I/O port / Serial IF Ch.3 data ready input/output
CFP47(D7)/P4 function select register(0x40300)
SINx (serial-data input pin)
This pin is used to input serial data to the device, regardless of the transfer mode.
SOUTx (serial-data output pin)
This pin is used to output serial data from the device, regardless of the transfer mode.
#SCLKx (clock input/output pin)
This pin is used to input or output a clock.
In the clock-synchronized slave mode, it is used as a clock input pin; in the clock-synchronized master mode,it
is used as a clock output pin.
In the asynchronous mode, this pin is used as clock input when an external clock is used. This pin is not used
when the internal clock is used, so it can be used as an I/O port.
#SRDYx (ready-signal input/output pin)
This pin is used to input or output the ready signal that is used in the clock-synchronized mode.
In the clock-synchronized slave mode, it is used as a ready-signal output pin; in the clock-synchronized master
mode, it is used as a ready-signal input pin.
This pin is not used in the asynchronous mode, so it can be used as an I/O port.
Method for setting the serial-interface input/output pins
All of the pins used in the serial interface are shared with I/O ports. At cold start, they are all set for I/O port
pins P0x (function select bit CFP0x = "0"). When using the serial interface, write "1" to CFP0x for the pin to be
used in accordance with the channel and transfer mode used.
Furthermore, the P04–P07 ports that are used for channel 1 may be used for channels 2 and 3 of HSDMA. When
using the serial interface Ch.1, fix CFEX[7:4] at "0" (default).
At hot start, the pins retain their status from prior to the reset.