
1
OUTLINE
A-12
EPSON
S1C33T01 PRODUCT PART
Table 1.3.3
List of Pins for Internal Peripheral Circuits (continue)
Pin name
Pin No.
I/O
I/O Level
Pull-
up
Power
supply
Function
P80
EXCL6
126
I/O CMOS/LVTTL
SCHMITT
-
H
P80:
I/O port when CFP80 (D0/0x4030D) = "0" (default)
EXCL6:
16-bit timer 6 event counter input when CFP80 (D0/0x4030D)
= "1"
P81
EXCL7
125
I/O CMOS/LVTTL
SCHMITT
-
H
P81:
I/O port when CFP81 (D1/0x4030D) = "0" (default)
EXCL7:
16-bit timer 7 event counter input when CFP81 (D1/0x4030D)
= "1"
P82
EXCL8
123
I/O CMOS/LVTTL
SCHMITT
-
H
P82:
I/O port when CFP82 (D2/0x4030D) = "0" (default)
EXCL8:
16-bit timer 8 event counter input when CFP82 (D2/0x4030D)
= "1"
P83
EXCL9
122
I/O CMOS/LVTTL
SCHMITT
-
H
P83:
I/O port when CFP83 (D3/0x4030D) = "0" (default)
EXCL9:
16-bit timer 9 event counter input when CFP83 (D3/0x4030D)
= "1"
P84
TM6
121
I/O CMOS/LVTTL
SCHMITT
-
H
P84:
I/O port when CFP84 (D4/0x4030D) = "0" (default)
TM6:
16-bit timer 6 output when CFP84 (D4/0x4030D) = "1"
P85
TM7
119
I/O CMOS/LVTTL
SCHMITT
-
H
P85:
I/O port when CFP85 (D5/0x4030D) = "0" (default)
TM7:
16-bit timer 7 output when CFP85 (D5/0x4030D) = "1"
P86
TM8
118
I/O CMOS/LVTTL
SCHMITT
-
H
P86:
I/O port when CFP86 (D6/0x4030D) = "0" (default)
TM8:
16-bit timer 8 output when CFP86 (D6/0x4030D) = "1"
P87
TM9
117
I/O CMOS/LVTTL
SCHMITT
-
H
P87:
I/O port when CFP87 (D7/0x4030D) = "0" (default)
TM9:
16-bit timer 9 output when CFP87 (D7/0x4030D) = "1"
Table 1.3.4
List of Pins for Clock Generator
Pin name
Pin No.
I/O
I/O Level
Pull-
up
Power
supply
Function
OSC1
33
I
-
L
Low-speed (OSC1) oscillation input (32 kHz crystal oscillator or external clock
input)
OSC2
32
O
-
L
Low-speed (OSC1) oscillation output
OSC3
156
I
-
L
High-speed (OSC3) oscillation input (crystal/ceramic oscillator or external
clock input)
OSC4
155
O
-
L
High-speed (OSC3) oscillation output
PLLS[1:0]
136,137
I
CMOS
-
H
PLL set-up pins
PLLS1
PLLS0
fin (fOSC3)
fout (fPSCIN)
11
10
30MHz
20
60MHz
*1
10
25MHz
20
50MHz
*2
01
10
15MHz
40
60MHz
*1
10
12.5MHz 4050MHz
*2
0
PLL is not used
L
*1: ROM-less model with 3.3 V
± 0.3 V operating voltage
*2: ROM built-in model, or 3.0 V
± 0.3 V operating voltage
PLLC
139
I/O
-
L
Capacitor connecting pin for PLL
Table 1.3.5
List of Other Pins
Pin name
Pin No.
I/O
I/O Level
Pull-
up
Power
supply
Function
ICEMD
35
I
-
Pull-
down
H
High-impedance control input pin
When this pin is set to High, all the output pins go into high-impedance state.
This makes it possible to disable the S1C33 chip on the board.
DSIO
170
I/O
-
Pull-
up
L
Serial I/O pin for debugging
This pin is used to communicate with the debugging tool S5U1C33000H.
#X2SPD
1
I
CMOS
-
H
Clock doubling mode set-up pin
1: CPU clock = bus clock x 1, 0: CPU clock = bus clock x 2
#NMI
135
I
CMOS/LVTTL
SCHMITT
Pull-
up
H
NMI request input pin
#RESET
138
I
CMOS/LVTTL
SCHMITT
Pull-
up
H
Initial reset input pin
Note 1. In the description of the power supply, H = VDDE (I/O power supply), A = AVDEE (analog system power supply),
B = BVDDE (bus power supply), and L = VDD (internal logic power supply).
Note:
"#" in the pin names indicates that the signal is low active.