
III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS
B-III-4-30
EPSON
S1C33T01 FUNCTION PART
CR0B15–CR0B0: Timer 0 comparison data B (D[F:0]) / 16-bit timer 0 comparison data B set-up register (0x48182)
CR1B15–CR1B0: Timer 1 comparison data B (D[F:0]) / 16-bit timer 1 comparison data B set-up register (0x4818A)
CR2B15–CR2B0: Timer 2 comparison data B (D[F:0]) / 16-bit timer 2 comparison data B set-up register (0x48192)
CR3B15–CR3B0: Timer 3 comparison data B (D[F:0]) / 16-bit timer 3 comparison data B set-up register (0x4819A)
CR4B15–CR4B0: Timer 4 comparison data B (D[F:0]) / 16-bit timer 4 comparison data B set-up register (0x481A2)
CR5B15–CR5B0: Timer 5 comparison data B (D[F:0]) / 16-bit timer 5 comparison data B set-up register (0x481AA)
CR2B15–CR6B0: Timer 6 comparison data B (D[F:0]) / 16-bit timer 6 comparison data B set-up register (0x481B2)
CR3B15–CR7B0: Timer 7 comparison data B (D[F:0]) / 16-bit timer 7 comparison data B set-up register (0x481BA)
CR4B15–CR8B0: Timer 8 comparison data B (D[F:0]) / 16-bit timer 8 comparison data B set-up register (0x481C2)
CR5B15–CR9B0: Timer 9 comparison data B (D[F:0]) / 16-bit timer 9 comparison data B set-up register (0x481CA)
Sets the comparison data B of each timer.
When SELCRBx is set to "0", comparison data is directly read or writing from/to the comparison data register B.
When SELCRBx is set to "1", comparison data is read or written from/to the comparison register buffer B. The
content of the buffer is loaded to the comparison data register B when the counter is reset.
The data set in this register is compared with each corresponding counter data. When the contents match, a
comparison B interrupt is generated and the output signal falls (OUTINVx = "0") or rises (OUTINVx = "1").
Furthermore, the counter is reset to "0".
At initial reset, CRxB is not initialized.
TC015–TC00: Timer 0 counter data (D[F:0]) / 16-bit timer 0 counter data register (0x48184)
TC115–TC10: Timer 1 counter data (D[F:0]) / 16-bit timer 1 counter data register (0x4818C)
TC215–TC20: Timer 2 counter data (D[F:0]) / 16-bit timer 2 counter data register (0x48194)
TC315–TC30: Timer 3 counter data (D[F:0]) / 16-bit timer 3 counter data register (0x4819C)
TC415–TC40: Timer 4 counter data (D[F:0]) / 16-bit timer 4 counter data register (0x481A4)
TC515–TC50: Timer 5 counter data (D[F:0]) / 16-bit timer 5 counter data register (0x481AC)
TC615–TC60: Timer 6 counter data (D[F:0]) / 16-bit timer 6 counter data register (0x481B4)
TC715–TC70: Timer 7 counter data (D[F:0]) / 16-bit timer 7 counter data register (0x481BC)
TC815–TC80: Timer 8 counter data (D[F:0]) / 16-bit timer 8 counter data register (0x481C4)
TC915–TC90: Timer 9 counter data (D[F:0]) / 16-bit timer 9 counter data register (0x481CC)
The counter data of each timer can be read from this register.
The data can be read out at any time.
Since TCx is a read-only register, writing to this register is ignored.
At initial reset, TCx is not initialized.
P16T02–P16T00: Timer 0 interrupt level (D[2:0]) / 16-bit timer 0/1 interrupt priority register (0x40266)
P16T12–P16T10: Timer 1 interrupt level (D[6:4]) / 16-bit timer 0/1 interrupt priority register (0x40266)
P16T22–P16T20: Timer 2 interrupt level (D[2:0]) / 16-bit timer 2/3 interrupt priority register (0x40267)
P16T32–P16T30: Timer 3 interrupt level (D[6:4]) / 16-bit timer 2/3 interrupt priority register (0x40267)
P16T42–P16T40: Timer 4 interrupt level (D[2:0]) / 16-bit timer 4/5 interrupt priority register (0x40268)
P16T52–P16T50: Timer 5 interrupt level (D[6:4]) / 16-bit timer 4/5 interrupt priority register (0x40268)
P16T62–P16T60: Timer 6 interrupt level (D[2:0]) / 16-bit timer 6/7 interrupt priority register (0x402A4)
P16T72–P16T70: Timer 7 interrupt level (D[6:4]) / 16-bit timer 6/7 interrupt priority register (0x402A4)
P16T82–P16T80: Timer 8 interrupt level (D[2:0]) / 16-bit timer 8/9 interrupt priority register (0x402A5)
P16T92–P16T90: Timer 9 interrupt level (D[6:4]) / 16-bit timer 8/9 interrupt priority register (0x402A5)
Sets the priority levels of 16-bit programmable timer interrupts.
The priority level can be set in the range of 0 to 7.
At initial reset, P16Tx becomes indeterminate.