
III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS
B-III-4-28
EPSON
S1C33T01 FUNCTION PART
CKSL0: Timer 0 input clock selection (D3) / 16-bit timer 0 control register (0x48186)
CKSL1: Timer 1 input clock selection (D3) / 16-bit timer 1 control register (0x4818E)
CKSL2: Timer 2 input clock selection (D3) / 16-bit timer 2 control register (0x48196)
CKSL3: Timer 3 input clock selection (D3) / 16-bit timer 3 control register (0x4819E)
CKSL4: Timer 4 input clock selection (D3) / 16-bit timer 4 control register (0x481A6)
CKSL5: Timer 5 input clock selection (D3) / 16-bit timer 5 control register (0x481AE)
CKSL6: Timer 6 input clock selection (D3) / 16-bit timer 6 control register (0x481B6)
CKSL7: Timer 7 input clock selection (D3) / 16-bit timer 7 control register (0x481BE)
CKSL8: Timer 8 input clock selection (D3) / 16-bit timer 8 control register (0x481C6)
CKSL9: Timer 9 input clock selection (D3) / 16-bit timer 9 control register (0x481CE)
Selects the input clock of each timer.
Write "1": External clock
Write "0": Internal clock
Read: Valid
The internal clock (prescaler output) is selected for the input clock of each timer by writing "0" to CKSLx. An
external clock (one that is fed from the clock input pin) is selected by writing "1", and the timer functions as an event
counter. The clock input pin function must be set up for channels 0 to 5 using the CFPx bits.
At initial reset, CKSLx is set to "0" (internal clock).
PTM0: Timer 0 clock output control (D2) / 16-bit timer 0 control register (0x48186)
PTM1: Timer 1 clock output control (D2) / 16-bit timer 1 control register (0x4818E)
PTM2: Timer 2 clock output control (D2) / 16-bit timer 2 control register (0x48196)
PTM3: Timer 3 clock output control (D2) / 16-bit timer 3 control register (0x4819E)
PTM4: Timer 4 clock output control (D2) / 16-bit timer 4 control register (0x481A6)
PTM5: Timer 5 clock output control (D2) / 16-bit timer 5 control register (0x481AE)
PTM6: Timer 6 clock output control (D2) / 16-bit timer 6 control register (0x481B6)
PTM7: Timer 7 clock output control (D2) / 16-bit timer 7 control register (0x481BE)
PTM8: Timer 8 clock output control (D2) / 16-bit timer 8 control register (0x481C6)
PTM9: Timer 9 clock output control (D2) / 16-bit timer 9 control register (0x481CE)
Controls the output of the TMx signal (timer output clock).
Write "1": On
Write "0": Off
Read: Valid
The TMx signal is output from the clock output pin by writing "1" to PTMx. Clock output is stopped by writing "0"
to PTMx and goes to the off level according to the OUTINVx setting (low when OUTINVx = "0" or high when
OUTINVx = "1"). The clock output pin function must be set up for channels 0 to 5 using the CFP2x bits.
At initial reset, PTMx is set to "0" (off).
PRESET0: Timer 0 reset (D1) / 16-bit timer 0 control register (0x48186)
PRESET1: Timer 1 reset (D1) / 16-bit timer 1 control register (0x4818E)
PRESET2: Timer 2 reset (D1) / 16-bit timer 2 control register (0x48196)
PRESET3: Timer 3 reset (D1) / 16-bit timer 3 control register (0x4819E)
PRESET4: Timer 4 reset (D1) / 16-bit timer 4 control register (0x481A6)
PRESET5: Timer 5 reset (D1) / 16-bit timer 5 control register (0x481AE)
PRESET6: Timer 6 reset (D1) / 16-bit timer 6 control register (0x481B6)
PRESET7: Timer 7 reset (D1) / 16-bit timer 7 control register (0x481BE)
PRESET8: Timer 8 reset (D1) / 16-bit timer 8 control register (0x481C6)
PRESET9: Timer 9 reset (D1) / 16-bit timer 9 control register (0x481CE)
Resets the counter.
Write "1": Reset
Write "0": Invalid
Read: Always "0"