
III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS
S1C33T01 FUNCTION PART
EPSON
B-III-4-31
E16TU0, E16TC0: Timer 0 interrupt enable (D2, D3) / 16-bit timer 0/1 interrupt enable register (0x40272)
E16TU1, E16TC1: Timer 1 interrupt enable (D6, D7) / 16-bit timer 0/1 interrupt enable register (0x40272)
E16TU2, E16TC2: Timer 2 interrupt enable (D2, D3) / 16-bit timer 2/3 interrupt enable register (0x40273)
E16TU3, E16TC3: Timer 3 interrupt enable (D6, D7) / 16-bit timer 2/3 interrupt enable register (0x40273)
E16TU4, E16TC4: Timer 4 interrupt enable (D2, D3) / 16-bit timer 4/5 interrupt enable register (0x40274)
E16TU5, E16TC5: Timer 5 interrupt enable (D6, D7) / 16-bit timer 4/5 interrupt enable register (0x40274)
E16TU6, E16TC6: Timer 6 interrupt enable (D2, D3) / 16-bit timer 6/7 interrupt enable register (0x402A7)
E16TU7, E16TC7: Timer 7 interrupt enable (D6, D7) / 16-bit timer 6/7 interrupt enable register (0x402A7)
E16TU8, E16TC8: Timer 8 interrupt enable (D2, D3) / 16-bit timer 8/9 interrupt enable register (0x402A8)
E16TU9, E16TC9: Timer 9 interrupt enable (D6, D7) / 16-bit timer 8/9 interrupt enable register (0x402A8)
Enables or disables the generation of an interrupt to the CPU.
Write "1": Interrupt enabled
Write "0": Interrupt disabled
Read: Valid
The E16TUx and E16TCx are provided for the comparison B and comparison A interrupt factors, respectively. The
interrupt for which the bit is set to "1" is enabled, and the interrupt for which the bit is set to "0" is disabled.
At initial reset, these bits are set to "0" (interrupt disabled).
F16TU0, F16TC0: Timer 0 interrupt factor flag (D2, D3) / 16-bit timer 0/1 interrupt factor flag register (0x40282)
F16TU1, F16TC1: Timer 1 interrupt factor flag (D6, D7) / 16-bit timer 0/1 interrupt factor flag register (0x40282)
F16TU2, F16TC2: Timer 2 interrupt factor flag (D2, D3) / 16-bit timer 2/3 interrupt factor flag register (0x40283)
F16TU3, F16TC3: Timer 3 interrupt factor flag (D6, D7) / 16-bit timer 2/3 interrupt factor flag register (0x40283)
F16TU4, F16TC4: Timer 4 interrupt factor flag (D2, D3) / 16-bit timer 4/5 interrupt factor flag register (0x40284)
F16TU5, F16TC5: Timer 5 interrupt factor flag (D6, D7) / 16-bit timer 4/5 interrupt factor flag register (0x40284)
F16TU6, F16TC6: Timer 6 interrupt factor flag (D2, D3) / 16-bit timer 6/7 interrupt factor flag register (0x402AA)
F16TU7, F16TC7: Timer 7 interrupt factor flag (D6, D7) / 16-bit timer 6/7 interrupt factor flag register (0x402AA)
F16TU8, F16TC8: Timer 8 interrupt factor flag (D2, D3) / 16-bit timer 8/9 interrupt factor flag register (0x402AB)
F16TU9, F16TC9: Timer 9 interrupt factor flag (D6, D7) / 16-bit timer 8/9 interrupt factor flag register (0x402AB)
Indicates the status of 16-bit programmable timer interrupt generation.
When read
Read "1": Interrupt factor has occurred
Read "0": No interrupt factor has occurred
When written using the reset-only method (default)
Write "1": Interrupt factor flag is reset
Write "0": Invalid
When written using the read/write method
Write "1": Interrupt flag is set
Write "0": Interrupt flag is reset
F16TUx and F16TCx are the interrupt factor flags corresponding to the comparison B and comparison A interrupts,
respectively. The flag is set to "1" when each interrupt factor occurs.
At this time, if the following conditions are met, an interrupt to the CPU is generated:
1. The corresponding interrupt enable register bit is set to "1".
2. No other interrupt request of a higher priority has been generated.
3. The PSR's IE bit is set to "1" (interrupts enabled).
4. The value set in the corresponding interrupt priority register is higher than the CPU's interrupt level (IL).
When using the interrupt factor of the 16-bit programmable timer to request IDMA, note that even when the above
conditions are met, no interrupt request to the CPU is generated for the interrupt factor that has occurred. If
interrupts are enabled at the setting of IDMA, an interrupt is generated under the above conditions after the data
transfer by IDMA is completed.
The interrupt factor flag is set to "1" whenever interrupt generation conditions are met, regardless of how the
interrupt enable and interrupt priority registers are set.