
III PERIPHERAL BLOCK: SINGLE MASTER I2C-BUS
S1C33T01 FUNCTION PART
EPSON
B-III-9-13
Table 9.8
Single-Master I2C-Bus I/O Memory (continue)
Name
Address
Register name
Bit
Function
Setting
Init.
R/W
Remarks
–
NIS_P13
NIS_P12
NIS_P11
NIS_P10
D7-4
D3
D2
D1
D0
reserved
Ch.1 noise filter
clock division ratio setting
–
0
–
R/W
0 when being read.
θ: selected by
Prescaler clock select
register (0x40181)
0040336
(B)
Single-master
I2C-bus Ch.1
noise filter
clock (NCLK0)
divisor
register
1
0
1
0
NIS_P1[3:0]
Division ratio
θ/60
θ/56
θ/52
θ/48
θ/44
θ/40
θ/36
θ/32
θ/28
θ/24
θ/20
θ/16
θ/12
θ/8
θ/4
θ/2
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
–
SCL_P12
SCL_P11
SCL_P10
D7-3
D2
D1
D0
reserved
SCL1 division ratio setting
–
0
–
R/W
0 when being read.
θ: Single-master
I2C-bus Ch.1
noise filter clock
(NCLK1)
0040337
(B)
Single-master
I2C-bus Ch.1
I2C-bus clock
(SCL0)
divisor
register
1
0
1
0
1
0
1
0
1
0
1
0
1
0
SCL P1[2:0]
Division ratio
θ/512
θ/256
θ/128
θ/64
θ/32
θ/16
θ/8
θ/4
–
SDAP1
SCLP1
SDAS1
SCLS1
D7–4
D3
D2
D1
D0
reserved
Ch.1 data push-pull circuit
Ch.1 clock push-pull circuit
Ch.1 data spike suppression circuit
Ch.1 clock spike suppression circuit
–
0
1
–
R/W
0 when being read.
Initialized by software reset
0040338
(B)
Single-master
I2C-bus Ch.1
I/O select
register
1 Low/high output 0 Low/Hi-Z output
1
0
1
0
Spike suppression
required
Spike suppression
required
Spike suppression
not required
Spike suppression
not required
–
D1_MD1
D1_MD0
D7–2
D1
D0
reserved
Ch.1 DMA mode setting
–
1
0
1
0
1
0
D1_MD[1:0]
DMA mode
HS_DMA
IDMA
reserved
NON
–
0
–
R/W
0 when being read.
Initialized by software reset
0040339
(B)
Single-master
I2C-bus Ch.1
DMA mode
setting
register
D1_CNT7
D1_CNT6
D1_CNT5
D1_CNT4
D1_CNT3
D1_CNT2
D1_CNT1
D1_CNT0
D7
D6
D5
D4
D3
D2
D1
D0
Ch.1 IDMA byte counter value
[7:0] (lower byte)
D1_CNT0 = LSB
0
R/W
004033A
(B)
Single-master
I2C-bus Ch.1
IDMA counter
(lower)
register
D1_CNT15
D1_CNT14
D1_CNT13
D1_CNT12
D1_CNT11
D1_CNT10
D1_CNT9
D1_CNT8
D7
D6
D5
D4
D3
D2
D1
D0
Ch.1 IDMA byte counter value
[15:8] (upper byte)
D1_CNT15 = MSB
0
R/W
004033B
(B)
Single-master
I2C-bus Ch.1
IDMA counter
(upper)
register
–
I2CTDBE1
I2CRDBE1
RDREQ1_H
WDREQ1_H
D7–4
D3
D2
D1
D0
reserved
Ch.1 transmit data buffer empty
Ch.1 receive data buffer update
Ch.1 read DMA request signal status
Ch.1 write DMA request signal status
–
1
0
–
R
0 when being read.
Initialized by software reset
004033C
(B)
Single-master
I2C-bus Ch.1
DMA status
register
1 Updated
0 Not updated
1 Empty
0 Full
1 High
0 Low
1 High
0 Low