
III PERIPHERAL BLOCK: SINGLE MASTER I2C-BUS
EPSON
S1C33T01 FUNCTION PART
B-III-9-12
Table 9.8
Single-Master I2C-Bus I/O Memory (continue)
Name
Address
Register name
Bit
Function
Setting
Init.
R/W
Remarks
D0_CNT15
D0_CNT14
D0_CNT13
D0_CNT12
D0_CNT11
D0_CNT10
D0_CNT9
D0_CNT8
D7
D6
D5
D4
D3
D2
D1
D0
Ch.1 IDMA byte counter value
[15:8] (upper byte)
D0_CNT15 = MSB
0
R/W
004032B
(B)
Single-master
I2C-bus Ch.0
IDMA counter
(upper)
register
–
I2CTDBE0
I2CRDBE0
RDREQ0_H
WDREQ0_H
D7–4
D3
D2
D1
D0
reserved
Ch.0 transmit data buffer empty
Ch.0 receive data buffer update
Ch.0 read DMA request signal status
Ch.0 write DMA request signal status
–
1
0
–
R
0 when being read.
Initialized by software reset
004032C
(B)
Single-master
I2C-bus Ch.0
DMA status
register
1 Updated
0 Not updated
1 Empty
0 Full
1 High
0 Low
1 High
0 Low
0x0 to 0xFF
I2CTD17
I2CTD16
I2CTD15
I2CTD14
I2CTD13
I2CTD12
I2CTD11
I2CTD10
D7
D6
D5
D4
D3
D2
D1
D0
Single-master I2C-bus Ch.1
transmit data
I2CTD17 = MSB
I2CTD10 = LSB
0
R/W Initialized by software
reset
0040330
(B)
Single-master
I2C-bus Ch.1
transmit data
register
0x0 to 0xFF
I2CRD17
I2CRD16
I2CRD15
I2CRD14
I2CRD13
I2CRD12
I2CRD11
I2CRD10
D7
D6
D5
D4
D3
D2
D1
D0
Single-master I2C-bus Ch.1
receive data
I2CRD17 = MSB
I2CRD10 = LSB
0
R
Initialized by software
reset
0040331
(B)
Single-master
I2C-bus Ch.1
receive data
register
–
I2CSR1
CLKW1
TACK1
TRNS12
TRNS11
TRNS10
D7–6
D5
D4
D3
D2
D1
D0
reserved
Ch.1 dual-wavelength reset
Ch.1 clock wait
Ch.1 transmit ACK signal
Ch.1 operate command
TRNS1[2:0]
–
Transfer mode
Generate start condition
Generate stop condition
Receive data
Transfer data
Dummy DMA send mode
Dummy DMA receive mode
Clear error flag
–
0
–
R/W
0 when being read.
Initialized by software reset
0040332
(B)
1 Reset
0 Clear
1 On
0 Off
1
0 NACK
Single-master
I2C-bus Ch.1
control
register
0
1
0
1
0
1
0
1
0
1
Other values
ACK
RUN01
–
SSDA1
SSCL1
UB1
BB1
EH1
CMP1
D7
D6
D5
D4
D3
D2
D1
D0
Command operating state
reserved
SDA1 status
SCL1 status
Ch.1 bus usage state
I2C-bus usage state
Ch.1 error flag
Ch.1 transmit command complete
0
–
X
0
R
–
R
Initialized by software reset
0 when being read.
Initialized by software reset
0040333
(B)
1 Executing
0 Standby
1 High
0 Low
1 High
0 Low
1 Bus in use
0 Bus not in use
1 I2C-bus in use 0 I2C-bus free
1 Error
0 Normal
1 Done
0
Single-master
I2C-bus Ch.1
status
register
–
Wait for complete
or idle
–
RACK1
CMS1
DMS1
SPD1
STD1
D7–5
D4
D3
D2
D1
D0
reserved
Ch.1 receive ACK signal
Ch.1 clock mismatch
Ch.1 data mismatch
Ch.1 stop condition
Ch.1 start condition
–
0
–
R
0 when being read.
Initialized by software reset
0040334
(B)
1 Error
0 No error
1 Detected
0 Not detected
1 Detected
0 Not detected
1 Detected
0 Not detected
1 Detected
0 Not detected
Single-master
I2C-bus Ch.1
error status
register
–
IS_EH1
IS_CMP1
IC_EH1
IC_CMP1
D7–4
D3
D2
D1
D0
reserved
Ch.1 interrupt error status
Ch.1 interrupt complete status
Ch.1 error interrput
Ch.1 complete interrupt
–
0
–
R/W
0 when being read.
Initialized by software reset
0040335
(B)
Single-master
I2C-bus Ch.1
interrupt
control/status
register
1 Factor generated 0 No factor generated
1 Enabled
0 Disabled
1 Enabled
0 Disabled