
II CORE BLOCK: ITC (Interrupt Controller)
S1C33T01 FUNCTION PART
EPSON
B-II-5-15
Table 5.3
Control Bits of Interrupt Controller (continue)
Name
Address
Register name
Bit
Function
Setting
Init.
R/W
Remarks
E16TC1
E16TU1
–
E16TC0
E16TU0
–
D7
D6
D5–4
D3
D2
D1–0
16-bit timer 1 comparison A
16-bit timer 1 comparison B
reserved
16-bit timer 0 comparison A
16-bit timer 0 comparison B
reserved
0
–
0
–
R/W
–
R/W
–
0 when being read.
0040272
(B)
1 Enabled
0 Disabled
16-bit timer 0/1
interrupt
enable register
–
1 Enabled
0 Disabled
–
E16TC3
E16TU3
–
E16TC2
E16TU2
–
D7
D6
D5–4
D3
D2
D1–0
16-bit timer 3 comparison A
16-bit timer 3 comparison B
reserved
16-bit timer 2 comparison A
16-bit timer 2 comparison B
reserved
0
–
0
–
R/W
–
R/W
–
0 when being read.
0040273
(B)
1 Enabled
0 Disabled
16-bit timer 2/3
interrupt
enable register
–
1 Enabled
0 Disabled
–
E16TC5
E16TU5
–
E16TC4
E16TU4
–
D7
D6
D5–4
D3
D2
D1–0
16-bit timer 5 comparison A
16-bit timer 5 comparison B
reserved
16-bit timer 4 comparison A
16-bit timer 4 comparison B
reserved
0
–
0
–
R/W
–
R/W
–
0 when being read.
0040274
(B)
1 Enabled
0 Disabled
16-bit timer 4/5
interrupt
enable register
–
1 Enabled
0 Disabled
–
–
E8TU3
E8TU2
E8TU1
E8TU0
D7–4
D3
D2
D1
D0
reserved
8-bit timer 3 underflow
8-bit timer 2 underflow
8-bit timer 1 underflow
8-bit timer 0 underflow
–
0
–
R/W
0 when being read.
0040275
(B)
1 Enabled
0 Disabled
8-bit timer
interrupt
enable register
–
ESTX1
ESRX1
ESERR1
ESTX0
ESRX0
ESERR0
D7–6
D5
D4
D3
D2
D1
D0
reserved
SIF Ch.1 transmit buffer empty
SIF Ch.1 receive buffer full
SIF Ch.1 receive error
SIF Ch.0 transmit buffer empty
SIF Ch.0 receive buffer full
SIF Ch.0 receive error
–
0
–
R/W
0 when being read.
0040276
(B)
1 Enabled
0 Disabled
Serial I/F Ch.0/1
interrupt
enable register
–
EP7
EP6
EP5
EP4
ECTM
EADE
D7–6
D5
D4
D3
D2
D1
D0
reserved
Port input 7
Port input 6
Port input 5
Port input 4
Clock timer
A/D converter
–
0
–
R/W
0 when being read.
0040277
(B)
1 Enabled
0 Disabled
Port input 4–7,
clock timer,
A/D interrupt
enable register
–
E8TU1
E8TU0
D7–2
D1
D0
reserved
8-bit timer 5 underflow
8-bit timer 4 underflow
–
0
–
R/W
0 when being read.
0040278
(B)
8-bit timer
interrupt
enable register
–
Enabled
Disabled
10
–
ESTX3
ESRX3
ESERR3
ESTX2
ESRX2
ESERR2
D7–6
D5
D4
D3
D2
D1
D0
reserved
SIF Ch.3 transmit buffer empty
SIF Ch.3 receive buffer full
SIF Ch.3 receive error
SIF Ch.2 transmit buffer empty
SIF Ch.2 receive buffer full
SIF Ch.2 receive error
–
0
–
R/W
0 when being read.
0040279
(B)
1 Enabled
0 Disabled
Serial I/F
Ch.2/3
interrupt
enable register
–
FK1
FK0
FP3
FP2
FP1
FP0
D7–6
D5
D4
D3
D2
D1
D0
reserved
Key input 1
Key input 0
Port input 3
Port input 2
Port input 1
Port input 0
–
X
–
R/W
0 when being read.
0040280
(B)
1 Factor is
generated
0 No factor is
generated
Key input,
port input 0–3
interrupt factor
flag register
–
FIDMA
FHDM3
FHDM2
FHDM1
FHDM0
D7–5
D4
D3
D2
D1
D0
reserved
IDMA
High-speed DMA Ch.3
High-speed DMA Ch.2
High-speed DMA Ch.1
High-speed DMA Ch.0
–
X
–
R/W
0 when being read.
0040281
(B)
DMA interrupt
factor flag
register
1 Factor is
generated
0 No factor is
generated
F16TC1
F16TU1
–
F16TC0
F16TU0
–
D7
D6
D5–4
D3
D2
D1–0
16-bit timer 1 comparison A
16-bit timer 1 comparison B
reserved
16-bit timer 0 comparison A
16-bit timer 0 comparison B
reserved
X
–
X
–
R/W
–
R/W
–
0 when being read.
0040282
(B)
1 Factor is
generated
0 No factor is
generated
16-bit timer 0/1
interrupt factor
flag register
–
1 Factor is
generated
0 No factor is
generated
–