
III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS
S1C33T01 FUNCTION PART
EPSON
B-III-4-7
PRUNx
PRESETx
CRxA
CRxB
Input clock
TCx
Reset
Comparison A
interrupt
Reset and
Comparison B
interrupt
Comparison A
interrupt
Reset and
Comparison B
interrupt
0x2
01
2
3
4
5
0
1
2
3
4
5
0
1
0x5
Figure 4.2
Basic Operation Timing of Counter
Reading counter data
The counter data can be read out from the following addresses shown below at any time:
Timer 0 counter data: TC0[15:0] (D[F:0]) / 16-bit timer 0 counter data register (0x48184)
Timer 1 counter data: TC1[15:0] (D[F:0]) / 16-bit timer 1 counter data register (0x4818C)
Timer 2 counter data: TC2[15:0] (D[F:0]) / 16-bit timer 2 counter data register (0x48194)
Timer 3 counter data: TC3[15:0] (D[F:0]) / 16-bit timer 3 counter data register (0x4819C)
Timer 4 counter data: TC4[15:0] (D[F:0]) / 16-bit timer 4 counter data register (0x481A4)
Timer 5 counter data: TC5[15:0] (D[F:0]) / 16-bit timer 5 counter data register (0x481AC)
Timer 6 counter data: TC6[15:0] (D[F:0]) / 16-bit timer 6 counter data register (0x481B4)
Timer 7 counter data: TC7[15:0] (D[F:0]) / 16-bit timer 7 counter data register (0x481BC)
Timer 8 counter data: TC8[15:0] (D[F:0]) / 16-bit timer 8 counter data register (0x481C4)
Timer 9 counter data: TC9[15:0] (D[F:0]) / 16-bit timer 9 counter data register (0x481CC)
Controlling Clock Output
The timers can generate a TMx signal using the comparison match signals from the counter.
Setting the signal active level
By default, an active high signal (normal low) is generated. This logic can be inverted using the OUTINVx bit.
When "1" is written to the OUTINVx bit, the timer generates an active low (normal high) signal.
Timer 0 clock output inversion: OUTINV0 (D4) / 16-bit timer 0 control register (0x48186)
Timer 1 clock output inversion: OUTINV1 (D4) / 16-bit timer 1 control register (0x4818E)
Timer 2 clock output inversion: OUTINV2 (D4) / 16-bit timer 2 control register (0x48196)
Timer 3 clock output inversion: OUTINV3 (D4) / 16-bit timer 3 control register (0x4819E)
Timer 4 clock output inversion: OUTINV4 (D4) / 16-bit timer 4 control register (0x481A6)
Timer 5 clock output inversion: OUTINV5 (D4) / 16-bit timer 5 control register (0x481AE)
Timer 6 clock output inversion: OUTINV6 (D4) / 16-bit timer 6 control register (0x481B6)
Timer 7 clock output inversion: OUTINV7 (D4) / 16-bit timer 7 control register (0x481BE)
Timer 8 clock output inversion: OUTINV8 (D4) / 16-bit timer 8 control register (0x481C6)
Timer 9 clock output inversion: OUTINV9 (D4) / 16-bit timer 9 control register (0x481CE)
See Figure 4.3 for the waveforms.
Setting the output port
The TMx signal generated here can be output from the clock output pins (see Table 4.1), enabling a
programmable clock to be supplied to external devices.
After a cold start, the output pins are set for the I/O ports and set in input mode. The pins go into high-
impedance status.
When the pin function is switched to the timer output, the pin goes low if OUTINVx is set to "0" or goes high if
OUTINVx is set to "1".