參數(shù)資料
型號(hào): S5933Q/7C
廠商: APPLIEDMICRO INC
元件分類: 總線控制器
英文描述: PCI BUS CONTROLLER, PQFP160
封裝: PLASTIC, QFP-160
文件頁(yè)數(shù): 65/327頁(yè)
文件大小: 1976K
代理商: S5933Q/7C
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)當(dāng)前第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)第265頁(yè)第266頁(yè)第267頁(yè)第268頁(yè)第269頁(yè)第270頁(yè)第271頁(yè)第272頁(yè)第273頁(yè)第274頁(yè)第275頁(yè)第276頁(yè)第277頁(yè)第278頁(yè)第279頁(yè)第280頁(yè)第281頁(yè)第282頁(yè)第283頁(yè)第284頁(yè)第285頁(yè)第286頁(yè)第287頁(yè)第288頁(yè)第289頁(yè)第290頁(yè)第291頁(yè)第292頁(yè)第293頁(yè)第294頁(yè)第295頁(yè)第296頁(yè)第297頁(yè)第298頁(yè)第299頁(yè)第300頁(yè)第301頁(yè)第302頁(yè)第303頁(yè)第304頁(yè)第305頁(yè)第306頁(yè)第307頁(yè)第308頁(yè)第309頁(yè)第310頁(yè)第311頁(yè)第312頁(yè)第313頁(yè)第314頁(yè)第315頁(yè)第316頁(yè)第317頁(yè)第318頁(yè)第319頁(yè)第320頁(yè)第321頁(yè)第322頁(yè)第323頁(yè)第324頁(yè)第325頁(yè)第326頁(yè)第327頁(yè)
Applied Micro Circuits Corporation
6195 Lusk Blvd., San Diego, CA 92121 (619) 450-9333
11-6
S5933
PCI CONTROLLER
DEVICE SPECIFICATION
11.1.2 Add-On FIFO Status Indicators
The Add-On interface implements FIFO status pins to
indicate the full and empty conditions of the PCI to
Add-On and Add-On to PCI FIFOs. These may be
used by the Add-On to allow data transfers between
the FIFO and memory, a peripheral, or even a cas-
caded external FIFO. The RDEMPTY and WRFULL
status outputs are always available to the Add-On.
Additional status signals are multiplexed with the
byte-wide, non-volatile memory interface pins. If the
S5933 is configured for Add-On initiated bus master-
ing, these status signals also become available to the
Add-On. FIFO status is also indicated by bits in the
Add-On General Control/Status and Bus Master Con-
trol/Status Registers. The table below lists all FIFO
status outputs and their functions.
Signal
Function
RDEMPTY
Indicates empty condition of the PCI to
Add-On FIFO
WRFULL
Indicates full condition of the Add-On
to PCI FIFO
FRF
Indicates full condition of the PCI to
Add-On FIFO (note 1)
FWE
Indicates the empty condition of the
Add-On to PCI FIFO (note 1)
Notes:
1. These signals are only available when a serial non-volatile
memory is used and the device is configured for Add-On initiated
bus mastering (Section 11.3.1).
11.1.3 Add-On FIFO Control Signals
The Add-On interface implements FIFO control pins
to manipulate the S5933 FIFOs. These may be used
by Add-On to control data transfer between the FIFO
and memory, a peripheral, or even a cascaded exter-
nal FIFO. The RDFIFO# and WRFIFO# inputs are
always available. These pins allow direct access to
the FIFO without generating a standard Add-On reg-
ister access using RD#, WR#, SELECT#, address
pins and the byte enables.
Additional control signals are multiplexed with the
byte-wide, non-volatile memory interface pins. If a se-
rial non-volatile memory is used and the S5933 is
configured for Add-On initiated bus mastering, these
control signals also become available. For PCI initi-
ated bus mastering, AMREN, AMWEN, FRC#, and
FWC# functionality is always available through bits in
the Bus Master Control/Status and Add-On General
Control/Status Registers. The FIFO control inputs are
listed below.
Signal
Function
RDFIFO#
Reads data from the PCI to Add-On
FIFO
WRFIFO#
Writes data into the Add-On to PCI
FIFO
FRC#
Reset PCI to Add-On FIFO pointers and
status indicators (note 1)
FWC#
Reset Add-On to PCI FIFO pointers and
status indicators (note 1)
AMREN
Enable bus mastering for Add-On
initiated PCI reads (note 1)
AMWEN
Enable bus mastering for Add-On
initiated PCI writes (note 1)
Notes:
1. These signals are only available when a serial non-volatile
memory is used and the S5933 is configured for Add-On initiated
bus mastering (see Section 11.3.1).
11.1.4 PCI Bus Mastering with the FIFO
The S5933 may initiate PCI bus cycles through the
FIFO interface. The S5933 allows blocks of data to
be transferred to and from the Add-On by specifying
a source/destination address on the PCI bus and a
transfer byte count. This DMA capability allows data
to be transferred across the PCI bus without host
CPU intervention.
Initiating a bus master transfer requires programming
the appropriate address registers and transfer byte
counts. This can be done from either the PCI inter-
face or the Add-On interface (configurable at reset,
see section 11.3.1). Initiating bus master transfers
from the add-on is advantageous because the host
CPU does not have to intervene for the S5933 to
become a PCI Initiator. At the end of a transfer the
S5933 may generate an interrupt to either the PCI
bus (for PCI initiated transfers) or Add-On interface
(for Add-On initiated transfers).
11.1.4.1 Add-On Initiated Bus Mastering
If bit 7 in location 45h of an external serial non-vola-
tile memory is zero, the Master Read Address Regis-
ter (MRAR), Master Write Address Register (MWAR),
Master Read Transfer Count (MRTC), and Master
Write Transfer Count (MWTC) are accessible only
from the Add-On interface. Add-On initiated bus mas-
tering is not possible when a byte-wide boot device is
used due to shared device pins (see Section 11.3.1).
When configured for Add-On initiated bus mastering,
the S5933 transfers data until the transfer count
reaches zero, or it may be configured to ignore the
transfer count.
相關(guān)PDF資料
PDF描述
S5933QE PCI BUS CONTROLLER, PQFP160
S6A0032 16 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC138
S6A0069 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC80
S6A0078 34 X 120 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC183
S80296SA40 16-BIT, 40 MHz, MICROCONTROLLER, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S5933QC 制造商:AMC 功能描述:IC
S5935 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI Product
S5935_07 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI Product
S59355QRC 制造商:AppliedMicro 功能描述:
S5935QF 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI Product