
Applied Micro Circuits Corporation
6195 Lusk Blvd., San Diego, CA 92121 (619) 450-9333
17-5
S5933
PCI CONTROLLER
Valid Boot Image 7-4
Write Operation 9-12
Write Strobe (EWR#) 3-7
O
Operation Register Access Timing
Asynchronous RDFIFO# 13-9
Asynchronous WRFIFO# 13-10
Synchronous RDFIFO# 13-11
Synchronous WRFIFO# 13-12
Asynchronous RD# 13-13
Asynchronous WR# 13-14
Synchronous RD# 13-15
Synchronous WR# 13-17
Interrupt, Add-On 13-23
Mailbox 4, Byte 3 13-23
nv RAM Read 13-22
nv RAM Write 13-22
Pass-Thru Read 13-20
Pass-Thru Status 13-21
Pass-Thru Write 13-20
Output Tri-State (FLT#) 3-10
P
Parity Error Enable 4-6
Parity Error Signals, PCI 8-16
Parity Error Status 4-8
Pass-Thru
8/16-Bit Add-On Interface 12-18
Accessing a Region 12-22
Add-On Burst Read 12-13
Add-On Burst Read (using PTRDY#) 12-15
Add-On Burst Write 12-9
Add-On Burst Write (using PTRDY#) 12-11
Add-On Bus Interface 12-6
Add-On Bus Width 4-21, 12-4, 12-21
Add-On Disconnect Operation 12-17
Add-On Single Cycle Read (PTADR#) 12-8
Add-On Single Cycle Write 12-6
Add-On Single Cycle Write (PTADR#) 12-7
Address Register 6-6, 9-7, 12-3
Base Address Registers 12-18, 12-21
Block Diagram 2-6
Bursting Beyond Region 12-5
Bus Interface 9-7
Byte Lane Steering 12-18
Byte Lane Steering, Read 12-19
Byte Lane Steering, Write 12-19
Control Inputs 3-9, 9-8, 12-4
Creating a Region 12-21
Data Bus Steering 12-4
Data Register
6-6, 9-7, 12-3
I/O Mapped Region 12-21
Memory Mapped Region 12-21
Overview 12-3
PCI Burst Access 12-5
PCI Bus Configuration 12-21
PCI Bus Interface 12-4
PCI Read Retries 12-6
PCI Single Cycle Access 12-4
PCI Write Retries 12-5
Physical Address 12-22
Region Definition 12-21
Retries by Initiator 12-20
Status Indicators 3-9, 9-8, 12-4
Target Retries 12-17, 12-18
Transfers 12-3
PCI
Agent 2-6
Bus Commands 3-4, 8-3
Bus Parity (PAR) 3-4
Bus Request (REQ#) 3-6
Bus Transactions 8-3
Clock (CLK) 3-5
Clock Timing 13-7
Configuration Cycles 7-6
Configuration Registers 4-3
FIFO Port 5-4
Incoming Mailboxes 5-4
Interrupt (INTA#) 3-6, 4-26
Local Bus 2-3
Operation Registers 5-3
Outgoing Mailboxes 5-4
Parity Error (PERR#) 3-6
Reset (RST#) 3-5
S5933 Input Timing 13-7
S5933 Output Timing 13-7
Status Register 4-8, 8-9
System Error (SERR#) 3-6
PCI Configuration Data Structure 7-9
Plug and Play 2-3
R
Read Transfers, PCI Bus 8-4, 8-5
Reset, S5933 7-3
Revision ID 4-10
S
S5933 Add-On Signals
ADR[6:2] 3-8, 9-3
ADR1 3-8, 10-5, 12-19
AMREN 9-7, 11-6
AMWEN 9-7, 11-6