- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384760 > MT9072 (Mitel Networks Corporation) Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 PDF資料下載
參數(shù)資料
| 型號： | MT9072 |
| 廠商： | Mitel Networks Corporation |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 中文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 文件頁數(shù)： | 74/269頁 |
| 文件大?。?/td> | 778K |
| 代理商： | MT9072 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁當(dāng)前第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁
MT9072
Advance Information
74
The end-of-packet-detect (EOPD) interrupt indicates that the last byte written to the Rx FIFO was an EOP byte
(last byte in a packet). The end-of-packet-read (EOPR) interrupt indicates that the byte about to be read from
the Rx FIFO is an EOP byte (last byte in a packet). The Status Register should be read to see if the packet is
good or bad before the byte is read.
A minimum size packet has an 8-bit address, an 8-bit control byte, and a 16-bit FCS pattern between the
opening and closing flags. Thus, the absence of a data transmission error and a frame length of at least 32 bits
results in the receiver writing a valid packet code with the EOP byte into Rx FIFO. The last 16 bits before the
closing flag are regarded as the FCS pattern and will not be transferred to the receiver FIFO. Only data bytes
(Address, Control, Information) are loaded into the Rx FIFO.
In the case of an Rx FIFO overflow, no clocking occurs until a new opening flag is received. In other words, the
remainder of the packet is not clocked into the FIFO. Also, the top byte of the FIFO will not be written over. If
the FIFO is read before the reception of the next packet then reception of that packet will occur. If two
beginning of packet conditions (RQ9=0;RQ8=1) are seen in the FIFO, without an intermediate EOP status,
then overflow occurred for the first packet.
The receiver may be enabled independently of the transmitter. This is done by setting the RXEN bit of HDLC
Control Register. Enabling happens immediately upon writing to the register. Disabling using RXEN will occur
after the present packet has been completely loaded into the FIFO. Disabling can occur during a packet if no
bytes have been written to the FIFO yet. Disabling will consist of disabling the internal receive clock. The FIFO,
Status, and Interrupt Registers may still be read while the receiver is disabled. Note that the receiver requires a
flag before processing a frame, thus if the receiver is enabled in the middle of an incoming packet it will ignore
that packet and wait for the next complete one.
The receive CRC can be monitored in the Rx CRC Register(Y1E). This register contains the actual CRC sent
by the other transmitter in its original form; that is, MSB first and bits inverted. These registers are updated at
each end of packet (closing flag) received and therefore should be read when an end of packet is received so
that the next packet does not overwrite the registers.
9.0
MT9072 Access and Control
9.1
The control and status of the MT9072 is achieved through a non-multiplexed parallel microprocessor port
capable of accommodating 12 address bits and 16 data bits. The parallel port may be configured for Motorola
style control signals (by setting pin I/M low) or Intel style control signals (by setting pin I/M high).
Processor Interface (A11-A0, D15-D0, I/M, DS, R/W, CS, IRQ, Pins)
9.1.1
The controlling microprocessor gains access to specific registers and framers in the MT9072 through a single
step process. Each of the eight internal framers is identified by the upper four address bits (A11-A8).
Addresses 0XX, 1XX, 2XX... 7XX (where X indicates any hex number between 0 and F) access framers 0,1,2...
7 respectively. Address 8XX accesses all 8 framers simultaneously for processor writes. In addition, there are
seven registers which are global to all eight framers; the Interrupt Vector and the Interrupt Vector Mask
Registers, ST-BUS Select Register and ST-BUS analyzer control registers. These are accessed with addresses
900 to 911. Throughout this document, the upper four address bits (A11-A8) are referred to as Y, (where Y
indicates any hex number between 0 and 7).
Framer and Register Access
Each register in the eight internal framers is identified by the lower eight address bits (A7-A0). All registers
provided in each of the eight framers are identical, with identical lower eight bit addresses. The lower eight
address bits are partitioned such that the upper four bits (A7-A4) identify the register group (i.e. Control,
Status, Interrupt Mask etc.) and the lower four bits (A3-A0 identify the particular register in the register group
(i.e. Tx Alarm Control Word,signaling Control Word etc.), see Table 34.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90820 | Large Digital Switch(大數(shù)字開關(guān)) |
| MT90823 | 3V Large Digital Switch(3V 大數(shù)字開關(guān)) |
| MT90826 | Quad Digital Switch(四數(shù)字開關(guān)) |
| MT90840 | Distributed Hyperchannel Switch(分布式超級通道開關(guān)) |
| MT90863AL1 | 3V Rate Conversion Digital Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9072AB | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Octal T1/E1/J1 Framer |
| MT9072AV | 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 3.3V 256BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 256BGA - Trays |
| MT9072AV2 | 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 3.3V 220BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 220BGA - Trays |
| MT90732 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:CMOS E2/E3 Framer (E2/E3F) |
| MT90732AP | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:CMOS E2/E3 Framer (E2/E3F) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。