
Advance Information
MT9072
191
Bit
Name
Functional Description
15
#
not used.
14
SLOL
Loss of Sync Counter Overflow Latch.
When the Loss of Sync Counter (SLC15-0 register
address Y16) overflows (3FF to 00), this status bit is latched to one. This bit is cleared when either
this register, or the interrupt status register (register address Y35) is read.
13
FEOL
Frame Alignment Signal (FAS) Error Counter Overflow Latch.
When the FAS Error Counter
(FEC7-0 register address Y1A lower byte) overflows (FF to 00), this status bit is latched to one. This
bit is cleared when either this register, or the interrupt status register (register address Y35) is read.
12
FEIL
Frame Alignment Signal (FAS) Error Counter Indication Latch.
When the FAS Error Counter
(FEC7-0 register address Y1A lower byte) is incremented by one, this status bit is latched to one.
This bit is cleared when either this register or the interrupt status register (register address Y35) is
read.
11
BEOL
Frame Alignment Signal (FAS) Bit Error Counter Overflow Latch.
When the FAS Bit Error
Counter (BEC7-0 register address Y1A upper byte) overflows (FF to 00), this status bit is latched to
one. This bit is cleared when either this register, or the interrupt status register (register address
Y35) is read.
10
BEIL
Frame Alignment Signal (FAS) Bit Error Counter Indication Latch.
When the FAS Bit Error
Counter (BEC7-0 register address Y1A upper byte) is incremented by one, this status bit is latched
to one. This bit is cleared when either this register, or the interrupt status register (register address
Y35) is read.
9
CEOL
CRC-4 Error Counter Overflow Latch.
When the CRC-4 Error Counter (CEC15-0 register
address Y19) overflows (3FF to 000), this status bit is latched to one. This bit is cleared when either
this register, or the interrupt status register (register address Y35) is read.
8
CEIL
CRC-4 Error Counter Indication Latch.
When the CRC-4 Error Counter (CEC15-0 register
address Y19) is incremented by one, this status bit is latched to one. This bit is cleared when either
this register, or the interrupt status register (register address Y35) is read.
7
VEOL
Bipolar Violation (BPV) Error Counter Overflow Latch.
When the BPV Error Counter (VEC15-0
register address Y18) overflows (FFFF to 000), this status bit is latched to one. This bit is cleared
when either this register, or the interrupt status register (register address Y35) is read.
6
VEIL
Bipolar Violation (BPV) Error Counter Indication Latch.
When the BPV Error Counter (VEC15-0
register address Y18) is incremented by one, this status bit is latched to one. This bit is cleared
when either this register, or the interrupt status register (register address Y35) is read.
5
EEOL
E-Bit Error Counter Overflow Latch.
When the E-Bit Error Counter (EEC15-0 register address
Y17) overflows (3FF to 000), this status bit is latched to one. This bit is cleared when either this
register, or the interrupt status register (register address Y35) is read.
4
EEIL
E-Bit Error Counter Indication Latch.
When the E-Bit Error Counter (EEC15-0 register address
Y17) is incremented by one, this status bit is latched to one. This bit is cleared when either this
register, or the interrupt status register (register address Y35) is read.
3
PCOL
PRBS CRC-4 Counter Overflow Latch.
When the PRBS CRC-4 Counter (PCC7-0 register
address Y15 lower byte) overflows (FF to 00), this status bit is latched to one. This bit is cleared
when either this register, or the interrupt status register (register address Y35) is read.
2
#
not used.
1
PEOL
PRBS Error Counter Overflow Latch.
When the PRBS Error Counter (PEC7-PEC0 register
address Y15 upper byte) overflows (FF to 00), this status bit is latched to one. This bit is cleared
when either this register, or the interrupt status register (register address Y35) is read.
Table 174 - Counter Indication and Counter Overflow Latched Status Register (Address Y25) (E1)