
Advance Information
MT9072
xxvii
6.0
Data Link ........................................................................................................................56
6.1
T1 Data Link........................................................................................................................................... 56
6.1.1
T1 Data Link (DL) Pin Access ......................................................................................................... 57
6.1.1.1 T1 Data Link (DL) Pin Data Received from PCM24 .................................................................. 57
6.1.1.2 T1 Data Link (DL) Pin Data Sent to PCM24.............................................................................. 57
6.2
E1 Data Link (DL) Operation.................................................................................................................. 57
6.2.1
E1 Data Link (DL) Pin Access......................................................................................................... 58
6.2.1.1 E1 Data Link (DL) Pin Data Transmitted on PCM30 ................................................................. 58
6.2.1.2 E1 Data Link (DL) Pin Data Received on PCM30 - With No Elastic Buffer ............................... 58
6.2.1.3 E1 Data Link (DL) Pin Data Received on PCM30 - With Elastic Buffer..................................... 59
6.2.2
E1 Data Link (DL) National Bit Buffer Access ................................................................................. 59
6.2.3
E1 Data Link (DL) ST-BUS Access................................................................................................. 59
6.2.4
E1 Timeslot 0 CRC-4 NFAS Receive from PCM30 to DSTo........................................................... 60
6.3
T1 Bit Oriented Message....................................................................................................................... 60
7.0
Signaling ........................................................................................................................62
7.1
T1 Signaling ........................................................................................................................................... 62
7.1.1
T1 Robbed Bit Signaling.................................................................................................................. 62
7.1.2
T1 Common Channel Signaling....................................................................................................... 63
7.2
E1 Signaling.......................................................................................................................................... 63
7.2.1
Channel Associated Signaling (CAS) Operation............................................................................. 63
7.2.2
E1 Channel Associated Signaling (CAS) Register and ST-BUS Access ........................................ 65
7.2.2.1 E1 Channel Associated Signaling (CAS) Transmit from ST-BUS CSTi to PCM30 ................... 66
7.2.2.2 E1 Channel Associated Signaling (CAS) Receive from PCM30 to ST-BUS CSTo ................... 66
7.2.3
E1 Common Channel Signaling (CCS) Transmit from ST-BUS CSTi and DSTi to PCM30............ 66
7.2.4
E1 Common Channel Signaling (CCS) Receive from PCM30 to CSTo and DSTo......................... 67
7.2.5
CCS (Timeslot 16) Programming Options Summary Table............................................................. 69
8.0
HDLC..............................................................................................................................70
8.1
HDLC Description................................................................................................................................... 70
8.1.1
HDLC Frame Structure.................................................................................................................... 71
8.1.2
Data Transparency (Zero Insertion/Deletion).................................................................................. 71
8.1.3
Invalid Frames................................................................................................................................. 71
8.1.4
Frame Abort..................................................................................................................................... 71
8.1.5
Interframe Time Fill and Link Channel States ................................................................................. 72
8.1.6
Go-Ahead........................................................................................................................................ 72
8.1.7
Functional Description..................................................................................................................... 72
8.1.8
HDLC Transmitter............................................................................................................................ 72
8.1.9
HDLC Receiver................................................................................................................................ 73
Table of Contents (continued)