- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384760 > MT9072 (Mitel Networks Corporation) Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 PDF資料下載
參數(shù)資料
| 型號(hào)： | MT9072 |
| 廠商： | Mitel Networks Corporation |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 中文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 文件頁數(shù)： | 72/269頁 |
| 文件大?。?/td> | 778K |
| 代理商： | MT9072 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁當(dāng)前第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁
MT9072
Advance Information
72
8.1.5
When the HDLC transmitter is not sending packets it will wait in one of two states
Interframe Time Fill state: This is a continuous series of flags occurring between frames indicating that
the channel is active but that no data is being sent.
Idle state: An idle Channel occurs when at least 15 contiguous 1s are transmitted or received.
In both states the transmitter will exit the wait state when data is loaded into the transmitter FIFO.
Interframe Time Fill and Link Channel States
8.1.6
A go ahead is defined as the pattern "011111110" (contiguous 7Fs) and is the occurrence of a frame abort
sequence followed by a zero, outside of the boundaries of a normal packet. Being able to distinguish a proper
(in packet) frame abort sequence from one occurring outside of a packet allows a higher level of signaling
protocol which is not part of the HDLC specifications.
Go-Ahead
8.1.7
The HDLC transceiver can be reset by either the power reset input signal or by the HRST Control bit in the
HDLC Test control register (YF3). When reset, the HDLC Control Registers are cleared, resulting in the
transmitter and receiver being disabled. The Receiver and Transmitter can be enabled independent of one
another through HDLC control(YF2 bits RXEN and TXEN). The transceiver input and output are enabled when
the enable control bits in HDLC control are set. Transmit to receive loopback as well as a receive to transmit
loopback are also supported. Transmit and receive bit rates and enables can operate independently.
Functional Description
Received packets from the serial interface, are sectioned into bytes by an HDLC receiver that detects flags,
checks for go-ahead signals, removes inserted zeros, performs a cyclical redundancy check (CRC) on
incoming data, and monitors the address if required. Packet reception begins upon detection of an opening
flag. The resulting bytes are concatenated with two status bits (RQ9, RQ8 in HDLC status register Y1D) and
placed in a receiver first-in-first-out (Rx FIFO); a buffer register that generates status and interrupts for
microprocessor read control.
In conjunction with the control circuitry, the microprocessor writes data bytes into a Tx buffer register (Tx FIFO)
that generates status and interrupts. Packet transmission begins when the microprocessor writes a byte to the
Tx FIFO. Two status bits are added to the Tx FIFO for transmitter control of frame aborts (FA) and end of
packet (EOP) flags. Packets have flags appended, zeros inserted, and a CRC, also referred to as frame
checking sequence (FCS), added automatically during serial transmission. When the Tx FIFO is empty and
finished sending a packet, Interframe Time Fill bytes (continuous flags (7E hex)), or Mark Idle (continuous
ones) are transmitted to indicate that the channel is idle.
8.1.8
Following initialization and enabling, the transmitter is in the Idle Channel state (Mark Idle), continuously
sending ones. Interframe Time Fill state (Flag Idle) is selected by setting the MI bit in register YF2 high. The
Transmitter remains in either of these two states until data is written to the Tx FIFO. YF2 bits EOP (end of
packet) and FA (Frame Abort) are set as status bits before the microprocessor loads 8 bits of data into the 10
bit wide FIFO (8 bits data and 2 bits status). To change the tag bits being loaded in the FIFO, HDLC Master
Control must be written to before writing to the FIFO. However, EOP and FA are reset after writing to the TX
FIFO. The Transmit Byte Count Register(YF6) may also be used to tag an end of packet. The register is loaded
with the number of bytes in the packet and decrements after every write to the Tx FIFO. When a count of one is
reached, the next byte written to the FIFO is tagged as an end of packet. The register may be made to cycle
through the same count if the packets are of the same length by setting HDLC Master Control bit Cycle.
HDLC Transmitter
If the transmitter is in the Idle Channel state when data is written to the Tx FIFO, then an opening flag is sent
and data from Tx FIFO follows. Otherwise, data bytes are transmitted as soon as the current flag byte has been
sent. Tx FIFO data bytes are continuously transmitted until either the FIFO is empty or an EOP or FA status bit
is read by the transmitter. After the last bit of the EOP byte has been transmitted, a 16-bit FCS is sent followed
by a closing flag. When multiple packets of data are loaded into Tx FIFO, only one flag is sent between
packets. When the HDLC is connected to FDL or a transmit channel
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90820 | Large Digital Switch(大數(shù)字開關(guān)) |
| MT90823 | 3V Large Digital Switch(3V 大數(shù)字開關(guān)) |
| MT90826 | Quad Digital Switch(四數(shù)字開關(guān)) |
| MT90840 | Distributed Hyperchannel Switch(分布式超級(jí)通道開關(guān)) |
| MT90863AL1 | 3V Rate Conversion Digital Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9072AB | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Octal T1/E1/J1 Framer |
| MT9072AV | 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 3.3V 256BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 256BGA - Trays |
| MT9072AV2 | 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 3.3V 220BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 220BGA - Trays |
| MT90732 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:CMOS E2/E3 Framer (E2/E3F) |
| MT90732AP | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:CMOS E2/E3 Framer (E2/E3F) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。