
MT9072
Advance Information
xxxii
Table 47 -Registers Related to Maintenance and Alarms (E1)............................................................................. 89
Table 48 -A-Law Digital Milliwatt Pattern (E1)....................................................................................................... 91
Table 49 -Alarms and Timers Status Registers (E1)............................................................................................. 92
Table 50 -Interrupt Vector and Interrupt Source Summary (T1)............................................................................ 95
Table 51 -Interrupt Vector and Interrupt Source Summary (E1)............................................................................ 96
Table 52 -Interrupt Source & Status Register Summary (E1) ............................................................................... 98
Table 53 -JTAG Instruction Register................................................................................................................... 101
Table 54 -JTAG MT9072 Identification Register ................................................................................................. 101
Table 55 -JTAG Boundary-Scan Register........................................................................................................... 102
T1 Register Set
Table 56 -Framer Addressing (0XX - 9XX) (T1).................................................................................................. 103
Table 57 -Register Group Address (Y00 - YFF) Summary (T1).......................................................................... 104
Table 58 -Global Control and Status (900 - 91F) Summary (T1) ........................................................................ 105
Table 59 - Master Control Registers Address (Y00 to Y0F and YF0 to YFF) Summary (T1).............................. 106
Table 60 -Master Status Register(R) Address(Y1X) Summary (T1) ................................................................... 108
Table 61 -Latched Status Register (R) Address (Y2X) Summary (T1)................................................................ 109
Table 62 -Interrupt Status Register (R) Address (Y3X) Summary (T1)............................................................... 110
Table 63 -Interrupt Mask Register (R/W) Address (Y4X) Summary (T1) ............................................................ 111
Table 64 -Framing Mode Select (R/W Address Y00) (T1)................................................................................... 112
Table 65 - Line Interface and Coding Word(Y01) (T1)........................................................................................ 114
Table 66 - Transmit Alarm Control Word(Y02) (T1) ............................................................................................ 115
Table 67 -Transmit Error Control Word(Y03) (T1)............................................................................................... 115
Table 68 -Signaling Control Word(Y04) (T1)....................................................................................................... 116
Table 69 -LoopBack Control Word(Y05) (T1)...................................................................................................... 117
Table 70 - HDLC & DataLink Control Word(Y06) (T1) ........................................................................................ 118
Table 71 -Transmit Bit Oriented Message Register (Y07) (T1)........................................................................... 118
Table 72 -Receive Bit Oriented Message Match Register(Y08) (T1).................................................................. 119
Table 73 -Receive Idle Code Register(Y09) (T1)................................................................................................ 119
Table 74 -Transmit Idle Code Register(Y0A) (T1)............................................................................................... 119
Table 75 -Common Channel Signaling Map Register(Y0B) (T1) ........................................................................ 119
Table 76 -Transmit Loop Activate Code Register(Y0D) (T1)............................................................................... 120
Table 77 -Transmit Loop Deactivate Code Register(Y0E) (T1)........................................................................... 120
Table 78 -Receive Loop Activate Code Match Register(Y0F) (T1)..................................................................... 121
Table 79 -Synchronization and Alarm Status Word(Y10) (T1)............................................................................ 122
Table 80 -Timer Status Word(Y11) (T1).............................................................................................................. 123
Table 81 -Receive Bit Oriented Message(Y12) (T1) ........................................................................................... 123
Table 82 -Receive Slip Buffer Status Word(Y13) (T1)......................................................................................... 124
Table 83 -Transmit Slip Buffer Status Word(Y14) (T1)........................................................................................ 124
Table 84 -PRBS Error Counter and CRC Multiframe Counter for PRBS(Y15) (T1)............................................ 125
Table 85 -Multiframe Out of Frame Counter(Y16) (T1)....................................................................................... 125
Table 86 -Framing Bit Error Counter(Y17) (T1)................................................................................................... 125
Table 87 -Bipolar Violation Counter(Y18) (T1).................................................................................................... 125
Table 88 -CRC-6 Error Counter(Y19) (T1).......................................................................................................... 125
Table 89 -Out of Frame and Change of Frame Counters(Y1A) (T1)................................................................... 125
Table 90 -Excessive Zero Counters(Y1B) (T1) ................................................................................................... 126
Table 91 - Transmit Byte Counter Position and HDLC Test Status(Y1C) (T1).................................................... 126
Table of Contents (continued)