
MT9072
Advance Information
102
15.4.2
The Bypass Register
The Bypass Register is a single stage shift register that provides a one-bit path from TDI to TDO.
The Boundary-Scan Register (BSR) provides an interface between the MT9072 core logic and the MT9072
input and output pins. This interface is controlled by the TAP Controller and Instruction Register. The BSR
provides status of all input, output and bi-directional pins and control over all output and bi-directional pins. The
BSR maps to 192 pins. Each input pin maps to one BSR bit (input cell), each output pin maps to one or two
BSR bits (output and enable cells), and each bi-directional pin maps to three BSR bits (input, output and
enable cells). Bit 0 of the BSR is the last bit in the JTAG chain and the first bit clocked out. The JTAG chain
starts at RPOS[0] and moves counterclockwise around the chip finishing at the T1 pin. See Table 55 for
additional details.
15.5 Boundary Scan Description Language (BSDL) File
A Boundary Scan Description Language (BSDL) file is available for the MT9072 JTAG implementation. This
ASCII (text) file provides all the information required for a JTAG test system to access the MT9072’s boundary
scan circuitry.
Device Pin
Boundary-Scan Register Bits (0 to 245)
Name
Type
Cell #
Enable Cell
Output Cell
Input Cell
When this control/status bit is
one, the corresponding pin is
in a high impedance state.
When zero, the corresponding
pin operates normally.
When this control/status
bit is one, the
corresponding pin is high.
When zero, the
corresponding pin is low.
When this status bit
is one, the
corresponding pin is
high. When zero,
the corresponding
pin is low.
T1
input
1
NA
NA
0
T3
input
2
NA
NA
1
This sequence continues around the chip. Refer to the BSDL file for BSR bit mapping.
IRQ
output
7
NA
6
NA
R/W
input
8
NA
NA
7
This sequence continues around the chip. Refer to the BSDL file for BSR bit mapping.
D15
bi-directional
23
22
23
24
D14
bi-directional
24
25
26
27
This sequence continues around the chip. Refer to the BSDL file for BSR bit mapping.
CSTo[0]
output
168
227
228
NA
This sequence continues around the chip. Refer to the BSDL file for BSR bit mapping.
TPOS[0]
output
179
NA
242
NA
EXCLi[0]
input
180
NA
NA
243
RNEG[0]
output
181
NA
NA
244
RPOS[0]
input
182
NA
NA
245
Table 55 - JTAG Boundary-Scan Register