
MT9072
Advance Information
204
9
CEOM
(0)
CRC-4 Error Counter Overflow Mask.
This is the mask bit for the CEOI interrupt status bit in
the Counter (Counter Indication and Counter Overflow) Interrupt Status Register (address
Y35). If this mask bit is one, the corresponding interrupt bit will remain inactive. If this mask bit
is zero, the corresponding interrupt bit will function normally.
8
CEIM
(0)
CRC-4 Error Counter Indication Mask.
This is the mask bit for the CEII interrupt status bit in
the Counter (Counter Indication and Counter Overflow) Interrupt Status Register (address
Y35). If this mask bit is one, the corresponding interrupt bit will remain inactive. If this mask bit
is zero, the corresponding interrupt bit will function normally.
7
VEOM
(0)
Bipolar Violation (BPV) Error Counter Overflow Mask.
This is the mask bit for the VEOI
interrupt status bit in the Counter (Counter Indication and Counter Overflow) Interrupt Status
Register (address Y35). If this mask bit is one, the corresponding interrupt bit will remain
inactive. If this mask bit is zero, the corresponding interrupt bit will function normally.
6
VEIM
(0)
Bipolar Violation (BPV) Error Counter Indication Mask.
This is the mask bit for the VEII
interrupt status bit in the Counter (Counter Indication and Counter Overflow) Interrupt Status
Register (address Y35). If this mask bit is one, the corresponding interrupt bit will remain
inactive. If this mask bit is zero, the corresponding interrupt bit will function normally.
5
EEOM
(0)
E-Bit Error Counter Overflow Mask.
This is the mask bit for the EEOI interrupt status bit in
the Counter (Counter Indication and Counter Overflow) Interrupt Status Register (address
Y35). If this mask bit is one, the corresponding interrupt bit will remain inactive. If this mask bit
is zero, the corresponding interrupt bit will function normally.
4
EEIM
(0)
E-Bit Error Counter Indication Mask.
This is the mask bit for the EEII interrupt status bit in
the Counter (Counter Indication and Counter Overflow) Interrupt Status Register (address
Y35). If this mask bit is one, the corresponding interrupt bit will remain inactive. If this mask bit
is zero, the corresponding interrupt bit will function normally.
3
PCOM
(0)
PRBS CRC-4 Counter Overflow Mask.
This is the mask bit for the PCOI interrupt status bit
in the Counter (Counter Indication and Counter Overflow) Interrupt Status Register (address
Y35). If this mask bit is one, the corresponding interrupt bit will remain inactive. If this mask bit
is zero, the corresponding interrupt bit will function normally.
2
(0)
not used.
1
PEOM
(0)
PRBS Error Counter Overflow Mask.
This is the mask bit for the PEOI interrupt status bit in
the Counter (Counter Indication and Counter Overflow) Interrupt Status Register (address
Y35). If this mask bit is one, the corresponding interrupt bit will remain inactive. If this mask bit
is zero, the corresponding interrupt bit will function normally.
0
PEIM
(0)
PRBS Error Counter Indication Mask.
This is the mask bit for the PEII interrupt status bit in
the Counter (Counter Indication and Counter Overflow) Interrupt Status Register (address
Y35). If this mask bit is one, the corresponding interrupt bit will remain inactive. If this mask bit
is zero, the corresponding interrupt bit will function normally.
Bit
Name
Functional Description
Table 187 - Counter (Counter Indication and Counter Overflow) Interrupt Mask Register (Address
Y45) (E1)