
Advance Information
MT9072
xxxiii
Table 92 -HDLC Status Word(Y1D) (T1)............................................................................................................. 127
Table 93 -HDLC Receive CRC(Y1E) (T1)........................................................................................................... 127
Table 94 - Receive FIFO(Y1F) (T1)..................................................................................................................... 127
Table 95 -HDLC Status Latch(Y23) (T1) ............................................................................................................. 128
Table 96 -Receive Sync and Alarm Latch(Y24) (T1)........................................................................................... 129
Table 97 -Receive Line Status and Timer Latch(Y25) (T1)................................................................................. 130
Table 98 -Elastic Store and Excessive Zero Status Latch(Y26) (T1) .................................................................. 131
Table 99 -Framing Bit Error Count Latch(Y28) (T1) ............................................................................................ 131
Table 100 - Bipolar Violation Count Latch(Y29) (T1)........................................................................................... 131
Table 101 -CRC-6 Error Count Latch(Y2A) (T1) ................................................................................................. 131
Table 102 -Out of Frame Count and Change of Frame Count Latch(Y2B) (T1) ................................................. 132
Table 103 - Multiframe Out of Frame Count Latch(Y2C) (T1)............................................................................. 132
Table 104 -HDLC Interrupt Status Register(Y33) (T1) ........................................................................................ 133
Table 105 -Receive Synchronization and Alarm Interrupt Status Register(Y34) (T1)......................................... 134
Table 106 -Receive Line and Timer Interrupt Status (Y35) (T1) ......................................................................... 135
Table 107 -Elastic Store and Excessive zero Interrupt Status Register(Y36) (T1).............................................. 136
Table 108 -HDLC Interrupt Mask Register(Y43) (T1).......................................................................................... 137
Table 109 -Receive and Sync Interrupt Mask Register(Y44) (T1)....................................................................... 137
Table 110 -Receive Line and Timer Interrupt Mask Register(Y45) (T1).............................................................. 139
Table 111 -Elastic Store and Excessive zero Interrupt Mask Register(Y46) (T1) ............................................... 139
Table 112 -Per Channel Transmit Signaling Y50-Y67 (T1)................................................................................. 140
Table 113 -Per Channel Receive Signaling Y70-Y87 (T1).................................................................................. 141
Table 114 -Per Channel Control Word(Y90-YA7) (T1)........................................................................................ 142
Table 115 -Interrupt and I/O Control(YF1) (T1)................................................................................................... 143
Table 116 -HDLC Control 1(YF2) (T1) ................................................................................................................ 144
Table 117 -HDLC Test Control(YF3) (T1) ........................................................................................................... 145
Table 118 -Address Recognition Register(YF4) (T1) .......................................................................................... 146
Table 119 -TX Fifo Write Register(YF5) (T1) ...................................................................................................... 146
Table 120 -TX Byte Count Register(YF6) (T1).................................................................................................... 146
Table 121 -TX Set Delay Bits (YF7) (T1)............................................................................................................. 147
Table 122 -Global Control0 Register (R/W Address 900) (T1)............................................................................ 148
Table 123 -Global Control1 Register (R/W Address 901) (T1)............................................................................ 148
Table 124 -Interrupt Vector 1 Mask Register (Address 902) (T1) ....................................................................... 149
Table 125 -Interrupt Vector 2 Mask Register (Address 903) (T1) ....................................................................... 150
Table 126 -Framer Loopback Global Register(904) (T1) .................................................................................... 152
Table 127 -ST-Bus Interrupt Vector Mask(905) (T1)........................................................................................... 152
Table 128 -Interrupt Vector 1 Status Register (Address 910) (T1)...................................................................... 153
Table 129 -Interrupt Vector 2 Status Register (Address 911) (T1)...................................................................... 154
Table 130 -Identification Revision Code Data Register (Address 912) (T1)........................................................ 155
Table 131 -ST-BUS Analyzer Vector Status Register (Address 913) (T1).......................................................... 155
Table 132 -ST-BUS Analyser Data(Address 920-93F) (T1)................................................................................ 155
Table of Contents (continued)