
XRT86SH328
PRELIMINARY
88
28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET APPLICATIONS
REV. P1.0.6
BIT [7:0] - REI-L Event Count (Bits 23 through 16)
This RESET-upon-READ register, along with Receive STS-1/STS-3 Transport - REI-L Event Count Register - Bytes 3,
1 and 0, function as a 32 bit counter, which is incremented anytime the Receive STS-1/STS-3 TOH Processor block
detects a Line - Remote Error Indicator event within the incoming STS-1 or STS-3 data-stream.
N
OTES
:
1.
If the Receive STS-1/STS-3 TOH Processor block is configured to count REI-L events on a per-bit basis,
then it will increment this 32 bit counter by the nibble-value within the REI-L field of the M0 byte (or the
contents within the M1 byte) within each incoming STS-1 (or STS-3) frame.
2.
If the Receive STS-1/STS-3 TOH Processor block is configured to count REI-L events on a per-frame
basis, then it will increment this 32 bit counter each time that it receives an STS-1 or STS-3 frame that
contains a non-zero REI-L value.
BIT [7:0] - REI-L Event Count - (Bits 15 through 8)
This RESET-upon-READ register, along with Receive STS-1/STS-3 Transport - REI-L Event Count Register - Bytes 3,
2 and 0, function as a 32 bit counter, which is incremented anytime the Receive STS-1/STS-3 TOH Processor block
detects a Line -Remote Error Indicator event within the incoming STS-1 or STS-3 data-stream.
N
OTES
:
1.
If the Receive STS-1/STS-3 TOH Processor block is configured to count REI-L events on a per-bit basis,
then it will increment this 32 bit counter by the nibble-value within the REI-L field of the M0 byte (or the
contents within the M1 byte) within each incoming STS-1 (or STS-3) frame.
2.
If the Receive STS-1/STS-3 TOH Processor block is configured to count REI-L events on a per-frame
basis, then it will increment this 32 bit counter each time that it receives an STS-1 or STS-3 frame that
contains a non-zero REI-L value.
BIT [7:0] - REI-L Event Count - LSB
This RESET-upon-READ register, along with Receive STS-1/STS-3 Transport - REI-L Event Count Register - Bytes 3
T
ABLE
91: R
ECEIVE
STS-1/STS-3 T
RANSPORT
- REI-L E
VENT
C
OUNT
R
EGISTER
- B
YTE
2 (A
DDRESS
L
OCATION
=
0
X
0219)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
REI-L_Event_Count[23:16]
RUR
RUR
RUR
RUR
RUR
RUR
RUR
RUR
0
0
0
0
0
0
0
0
T
ABLE
92: R
ECEIVE
STS-1/STS-3 T
RANSPORT
- REI-L E
VENT
C
OUNT
R
EGISTER
- B
YTE
1 (A
DDRESS
L
OCATION
=
0
X
021A)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
REI-L_Event_Count[15:8]
RUR
RUR
RUR
RUR
RUR
RUR
RUR
RUR
0
0
0
0
0
0
0
0
T
ABLE
93: R
ECEIVE
STS-1/STS-3 T
RANSPORT
- REI-L E
VENT
C
OUNT
R
EGISTER
- B
YTE
0 (A
DDRESS
L
OCATION
=
0
X
021B)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
REI-L_Event_Count[7:0]
RUR
RUR
RUR
RUR
RUR
RUR
RUR
RUR
0
0
0
0
0
0
0
0