
XRT86SH328
PRELIMINARY
148
28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET APPLICATIONS
REV. P1.0.6
the outbound STS-1/STS-3 SPE.
`
0 - Configures the Transmit STS-1/STS-3 POH Processor block to use the Transmit STS-1/STS-3 Path - Transmit
C2 Value Register (Address Location= 0x079B).
`
1 - Configures the Transmit STS-1/STS-3 POH Processor block to use the TPOH input as the source for the C2 byte,
in the outbound STS-1/STS-3 SPE.
BIT 1 - Auto-Insert PDI-P Indicator Enable
This READ/WRITE bit-field are used to configure the Transmit STS-1/STS-3 POH Processor block to automatically
insert the PDI-P (Path - Payload Defect Indicator) whenever the AIS-P indicator is received from the Receive SONET
POH Processor block.
If this feature is enabled, then the Transmit STS-1/STS-3 POH Processor block will automatically set the C2 byte (within
the outbound SPE) to 0xFC (to indicate a PDI-P condition) whenever it receives the AIS-P indicator, from the Receive
SONET POH Processor block.
BIT 0 - Transmit AIS-P Enable
This READ/WRITE bit-field is used to configure the Transmit STS-1/STS-3 POH Processor block to (via software
control) transmit an AIS-P indicator to the remote PTE.If this feature is enabled, then the Transmit STS-1/STS-3 POH
Processor block will automatically set the H1, H2, H3 and all the SPE bytes to an All Ones pattern, prior to routing this
data to the Transmit STS-1/STS-3 TOH Processor block.
`
0 - Configures the Transmit STS-1/STS-3 POH Processor block to NOT transmit the AIS-P indicator to the remote
PTE.
`
1 - Configures the Transmit STS-1/STS-3 POH Processor block to transmit the AIS-P indicator to the remote PTE.
BIT [7:0] - Transmit J1 Byte Value
These READ/WRITE bit-fields are used to have software control over the value of the J1 byte, within each outbound
STS-1/STS-3 SPE.
If the user configures the Transmit STS-1/STS-3 POH Processor block to this register as the source of the J1 byte, then
it will automatically write the contents of this register into the J1 byte location, within each outbound STS-1/STS-3 SPE.
This feature is enabled whenever the user writes a 0 into BIT 2 (C2 Insertion Type) within the Transmit STS-1/STS-3
Path - J1 Control Register register (Address Location= 0x0783).
BIT [7:0] - Transmit B3 Byte Mask[7:0]
This READ/WRITE bit-field is used to insert errors into the B3 byte, within the outbound STS-1/STS-3 SPE, prior to
transmission to the Transmit STS-1/STS-3 TOH Processor block.
The Transmit STS-1/STS-3 POH Processor block will perform an XOR operation with the contents of this register, and
the B3 byte value. The results of this operation will be written back into the B3 byte of the outbound STS-1/STS-3 SPE.
T
ABLE
193: T
RANSMIT
STS-1/STS-3 P
ATH
- T
RANSMITTER
J1 B
YTE
V
ALUE
R
EGISTER
(A
DDRESS
L
OCATION
=
0
X
0793)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Transmit_J1_Byte[7:0]
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
T
ABLE
194: T
RANSMIT
STS-1/STS-3 P
ATH
- T
RANSMIT
B3 B
YTE
E
RROR
M
ASK
R
EGISTER
(A
DDRESS
L
OCATION
=
0
X
0797)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Transmit_B3_Byte_Mask[7:0]
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0