
XRT86SH328
PRELIMINARY
48
28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET APPLICATIONS
REV. P1.0.6
BIT 7 - Unused
BIT 6 - Receive STS-1/ST3-3TOH Processor Block Interrupt Status
This READ-ONLY bit-field indicates whether or not a Receive STS-1/STS-3 TOH Processor Block interrupt is awaiting
service.
`
0 - No Receive STS-1/STS-3 TOH Processor Block Interrupt is awaiting service.
`
1 - At least one Receive STS-1/STS-3 TOH Processor Block interrupt is awaiting service.
BIT 5 - Receive STS-1/STS-3 POH Processor Block Interrupt Status
This READ-ONLY bit-field indicates whether or not a Receive STS-1/STS-3 POH Processor Block interrupt is awaiting
service.
`
0 - No Receive STS-1/STS-3 POH Processor Block Interrupt is awaiting service.
`
1 - At least one Receive STS-1/STS-3 POH Processor Block Interrupt is awaiting service.
BIT [4:3] - Unused
BIT 2 - External Interrupt Input Pin # 1 - Interrupt Status
This READ-ONLY bit-field indicates whether or not an External Interrupt Input Pin # 1 Interrupt is awaiting service, as
described below.
`
0 - No External Interrupt Input Pin # 1 Interrupt is awaiting service.
`
1 - The External Interrupt Input Pin # 1 Interrupt is awaiting service.
N
OTE
:
If this interrupt is enabled, then the XRT86SH328 will generate this interrupt anytime that the EXT_INT_1 Input
pin (Ball T5) has been driven to the logic HIGH level.
BIT [1:0] - Unused
BIT 7 - Operation Control Block Interrupt Enable
This READ/WRITE bit-field is used to either enable or disable the Operation Control Block for interrupt generation. If a
0 is written to this register bit and if the Operation Control Block (for interrupt generation) is disabled, then all Operation
Control Block interrupts will be disabled for interrupt generation.
If a 1 is written to this register bit, the individual Operation Control Block interrupt(s) at the Source Level will still need
T
ABLE
35: O
PERATION
B
LOCK
I
NTERRUPT
S
TATUS
R
EGISTER
- B
YTE
0 (A
DDRESS
= 0
X
0013)
BIT7
BIT6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Unused
Receive
STS-1/STS-3
TOH Block
Interrupt
Status
Receive
STS-1/STS-3 POH
Block
Interrupt
Status
Unused
External
Interrupt Sta-
tus # 1
Unused
R/O
R/O
R/O
R/O
R/O
R/O
R/O
R/O
0
0
0
0
0
0
0
0
T
ABLE
36: O
PERATION
B
LOCK
I
NTERRUPT
E
NABLE
R
EGISTER
- B
YTE
1 (A
DDRESS
= 0
X
0016)
BIT7
BIT6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Op Control
Block
Interrupt
Enable
DS3Mapper
Block
Interrupt
Enable
VT Mapper
Block
Interrupt
Enable
DS1/E1
Framer/LIU
Block
(VT Side)
Interrupt
Enable
DS1/E1
Framer/LIU
Block
(M13 Side)
Interrupt
Enable
DS3Framer
Block
nterrupt
Enable
Unused
R/W
R/W
R/W
R/W
R/W
R/W
R/O
R/O
0
0
0
0
0
0
0
0