
XRT86SH328
PRELIMINARY
270
28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET APPLICATIONS
REV. P1.0.6
BIT7 - Reframe:
This READ/WRITE bit-field is used to command a Reframe to the Receive DS1 Framer block. A 0 to 1 transition (within
this bit-field) will force the Receive DS1 Framer block to restart the frame synchronization process. The Receive DS1
Framer block will automatically clear this bit-field to 0 once it has reacquired frame synchronization with the incoming
DS1 data-stream.
BIT6 - Framing with CRC Checking:
This READ/WRITE bit-field is used to configure the Receive DS1 Framer block to also include checking for correct CRC-
6 values as a part of In-Frame Declaration criteria. More specifically, if the user enables this feature, then the Receive
DS1 Framer block will also check and verify that the incoming DS1 data-stream contains correct CRC data, prior to
declaring the In-Frame condition.
`
0 = CRC Verification is NOT included in the Framing Alignment process.
`
1 = The Receive DS1 Framer block will also check for correct CRC values prior to declaring the In-Frame condition.
BIT [5:3] - LOF Tolerance[2:0]:
N
OTE
:
These READ/WRITE bit-fields along with the LOF Range[2:0] bit-fields are used to define the LOF Defect
Declaration criteria. The Receive DS1 Framer block will declare the LOF defect condition anytime it detects
LOF_Tolerance[2:0](or more) framing bit errors, within any sliding window (consisting of LOF_Range[2:0]
framing The recommended value for LOF_Tolerance[2:0] is 2.
BIT [2:0] - LOF Range[2:0]:
These READ/WRITE bit-fields along with the LOF_Tolerance[2:0] bit-fields are used to define the LOF Defect
Declaration criteria. The Receive DS1 Framer block will declare the LOF defect condition anytime it detects
LOF_Tolerance[2:0] (or more) framing bit errors, within any sliding window (consisting of LOF_Range[2:0] framing
alignments) within the incoming DS1 data-stream.
BIT [7:6] - Reserved:
BIT [5:4] - Received Data Link Bandwidth[1:0]:
These two READ/WRITE bit-fields is used to select the Data Link Bandwidth (for the reception of Data Link Messages)
within the incoming DS1 data-stream. Data Link Messages can be received at a rate of either 4kHz or 2kHz.
T
ABLE
401: T1 F
RAMER
B
LOCK
- F
RAMING
C
ONTROL
R
EGISTER
(A
DDRESS
= 0
X
N10B,
WHERE
N
RANGES
IN
VALUE
FROM
0
X
01
TO
0
X
38)
BIT7
BIT6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Reframe
Framing with
CRC
Checking
LOF Tolerance[2:0]
LOF Range[2:0]
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
1
0
0
0
0
0
0
T
ABLE
402: T1 F
RAMER
B
LOCK
- R
ECEIVE
S
IGNALING
& D
ATA
L
INK
S
ELECT
R
EGISTER
(A
DDRESS
= 0
X
N10C,
WHERE
N
RANGES
IN
VALUE
FROM
0
X
01
TO
0
X
38)
BIT7
BIT6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Reserved
Receive Data Link Band-
width[1:0]
Receive D/E Time-Slot Des-
tination Select[1:0]
Receive Data-Link Destina-
tion Select[1:0]
R/O
R/O
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0