
PRELIMINARY
XRT86SH328
73
REV. P1.0.6
28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET APPLICATIONS
If the user configures the Receive STS-1/STS-3 TOH Processor block to increment B2 byte errors on a per-bit basis,
then it will increment the Receive Transport B2 Byte Error Count register by the number of bits (within the B2 byte value)
that is in error.
If the user configures the Receive STS-1/STS-3 TOH Processor block to increment B2 byte errors on a per-frame basis,
then it will increment the Receive Transport B2 Byte Error Count register each time it receives an STS-1/STS-3 frame
that contains an erred B2 byte.
`
0 - Configures the Receive STS-1/STS-3 TOH Processor block to count B2 byte errors on a per-bit basis.
`
1 - Configures the Receive STS-1/STS-3 TOH Processor block to count B2 byte errors on a per-frame basis.
BIT 0 - B1 Error Type
This READ/WRITE bit-field is used to specify how the Receive STS-1/STS-3 TOH Processor block will count (or tally)
B1 byte errors, for Performance Monitoring purposes. The user can configure the Receive STS-1/STS-3 TOH
Processor block to increment B1 byte errors on either a per-bit or per-frame basis.
If the user configures the Receive STS-1/STS-3 TOH Processor block to increment B1 byte errors on a per-bit basis,
then it will increment the Receive Transport B1 Byte Error Count register by the number of bits (within the B1 byte value)
that is in error.
If the user configures the Receive STS-1/STS-3 TOH Processor block to increment B1 byte errors on a per-frame basis,
then it will increment the Receive Transport B1 Byte Error Count Register each time it receives an STS-1/STS-3 frame
that contains an erred B1 byte.
`
0 - Configures the Receive STS-1/STS-3 TOH Processor block to count B1 byte errors on a per-bit basis.
`
1 - Configures the Receive STS-1/STS-3 TOH Processor block to count B1 byte errors on a per-frame basis.
BIT [7:3] - Unused
BIT 2 - Section Trace Message Mismatch Defect Declared
This READ-ONLY bit-field indicates whether or not the Receive STS-1/STS-3 TOH Processor block is currently
declaring the Section Trace Mismatch defect condition. The Receive STS-1/STS-3 TOH Processor block will declare
the Section Trace Message Mismatch defect condition, whenever it accepts a Section Trace Message (via the J0 byte,
within the incoming STS-1/STS-3 data-stream) that differs from the Expected Section Trace Message.
`
0 - Indicates that the Receive STS-1/STS-3 TOH Processor block is NOT currently declaring the Section Trace
Message Mismatch Defect Condition.
`
1 - Indicates that the Receive STS-1/STS-3 TOH Processor block is currently declaring the Section Trace Message
Mismatch Defect Condition.
BIT 1 - Section Trace Message Unstable Defect Declared
This READ-ONLY bit-field indicates whether or not the Receive STS-1/STS-3 TOH Processor block is currently
declaring the Section Trace Message Unstable Defect condition. The Receive STS-1/STS-3 TOH Processor block will
declare the Section Trace Message Unstable defect condition, whenever the "Section Trace Message Unstable"
counter reaches the value 8. The Receive STS-1/STS-3 TOH Processor block will increment the "Section Trace
Message Unstable" counter for each time that it receives a Section Trace message that differs from the "Expected
Section Trace Message". The Receive STS-1/STS-3 TOH Processor block will clear the "Section Trace Message
Unstable" counter to "0" whenever it has received a given Section Trace Message 3 (or 5) consecutive times
N
OTE
:
The Receive STS-1/STS-3 TOH Processor block will clear the "Section Trace Message Unstable" defect condition
whenever it receives a given Section Trace Message 3 (or 5) consecutive times".
`
0 - Indicates that the Receive STS-1/STS-3 TOH Processor block is NOT currently declaring the Section Trace
T
ABLE
74: R
ECEIVE
STS-1/STS-3 T
RANSPORT
S
TATUS
R
EGISTER
- B
YTE
1 (A
DDRESS
L
OCATION
= 0
X
0206)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Unused
Section Trace
Message (J0)
Mismatch
Defect Declared
Section Trace
Message (J0)
Unstable Defect
Declared
AIS-L Defect
Declared
R/O
R/O
R/O
R/O
R/O
R/O
R/O
R/O
0
0
0
0
0
0
0
0