
XRT86SH328
PRELIMINARY
94
28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET APPLICATIONS
REV. P1.0.6
BIT [7:0] - SD_SET_MONITOR_INTERVAL - Bits 15 through 8
These READ/WRITE bits, along the contents of the Receive STS-1/STS-3 Transport - SD SET Monitor Interval - Byte
2 and Byte 0 registers are used to specify the length of the monitoring period (in terms of ms) for SD (Signal Degrade)
defect declaration.
When the Receive STS-1/STS-3 TOH Processor block is checking the incoming STS-1 or STS-3 signal in order to
determine it it should declare the SD defect condition, it will accumulate B2 byte (or BIP-24) errors throughout the user-
specified SD Defect Declaration Monitoring Period. If, during this SD Defect Declaration Monitoring Period the Receive
STS-1/STS-3 TOH Processor block accumulates more B2 byte (or BIP-24) errors than that specified within the Receive
STS-1/STS-3 Transport SD SET Threshold register, then the Receive STS-1/STS-3 TOH Processor block will declare
the SD defect condition.
N
OTE
:
The value that the user writes into these three (3) SD Set Monitor Window registers, specifies the duration of
the SD Defect Declaration Monitoring Period, in terms of ms.
BIT [7:0] - SD_SET_MONITOR_INTERVAL - LSB
These READ/WRITE bits, along the contents of the Receive STS-1/STS-3 Transport - SD SET Monitor Interval - Byte
2 and Byte 1 registers are used to specify the length of the monitoring period (in terms of ms) for SD (Signal Degrade)
defect declaration.
When the Receive STS-1/STS-3 TOH Processor block is checking the incoming STS-1 or STS-3 signal in order to
determine if it should declare the SD defect condition, it will accumulate B2 byte (or BIP-24) errors throughout the user-
speciifed SD Defect Declaration Monitoring Period. If, during this SD Defect Declaration Monitoring Period, the Receive
STS-1/STS-3 TOH Processor block accmulattes more B2 byte (or BIP-24) errors than that specified within the Receive
STS-1/STS-3 Transport SD SET Threshold register, then the Receive STS-1/STS-3 TOH Processor block will declare
the SD defect condition.
N
OTES
:
1.
The value that the user writes into these three (3) SD Set Monitor Window registers, specifies the
duration of the SD Defect Declaration Monitoring Period, in terms of ms.
2.
This particular register byte contains the LSB (least significant byte) value of the three registers that
specify the SD Defect Declaration Monitoring period.
T
ABLE
108: R
ECEIVE
STS-1/STS-3 T
RANSPORT
- R
ECEIVE
SD S
ET
M
ONITOR
I
NTERVAL
- B
YTE
1 (A
DDRESS
L
OCATION
= 0
X
023E)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
SD_SET_MONITOR_WINDOW[15:8]
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
T
ABLE
109: R
ECEIVE
STS-1/STS-3 T
RANSPORT
- R
ECEIVE
SD S
ET
M
ONITOR
I
NTERVAL
- B
YTE
0 (A
DDRESS
L
OCATION
= 0
X
023F)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
SD_SET_MONITOR_WINDOW[7:0]
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0