
PRELIMINARY
XRT86SH328
195
REV. P1.0.6
28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET APPLICATIONS
`
1 - Indicates that the Change in AIC State Interrupt has occurred since the last read of this register.
BIT 1 - Change of DS3 OOF Defect Condition Interrupt Status:
This RESET-upon-READ bit-field indicates whether or not the Change in DS3 OOF Defect Condition interrupt has
occurred since the last read of this register.
`
0 - Indicates that the Change of DS3 OOF Defect Condition Interrupt has NOT occurred since the last read of this
register.
`
1 - Indicates that the Change of DS3 OOF Defect Condition Interrupt has occurred since the last read of this register.
BIT 0 - Detection of P-Bit Error Interrupt Status:
This RESET-upon-READ bit-field indicates whether or not the Detection of P-Bit Error Interrupt has occurred
since the last read of this register.
`
0 - Indicates that the Detection of P-Bit Error Interrupt has NOT occurred since the last read of this register.
`
1 - Indicates that the Detection of P-Bit Error Interrupt has occurred since the last read of this register.
BIT[7:2] - Reserved:
BIT 1 - F-Sync Algorithm
This READ/WRITE bit-field is used to select the F-bit acquisition criteria when the Receive DS3 Framer block is
operating in the F-Bit Search state.
`
0 - Configures the Receive DS3 Framer block to move onto the M-Bit Search state, when it has properly located 10
consecutive F-bits.
`
1 - Configures the Receive DS3 Framer block to move onto the M-Bit Search state, when it has properly located 16
consecutive F-bits.
BIT 0 - One and Only:
This READ/WRITE bit-field is used to select the F-bit acquisition criteria that the Receive DS3 Framer block will use,
whenever it is operating in the F-Bit Search state, as described below.
`
0 - Configures the Receive DS3 Framer block to move onto the M-Bit Search state, whenever it has properly located
10 (or 16) consecutive F-bits (as configured in BIT 1 of this register).
`
1 - Configures the Receive DS3 Framer block to move onto the M-Bit Search state, whenever (1) it has properly
located 10 (or 16) consecutive F-bits and (2) when it has located and identified only one viable F-Bit Alignment
candidate.
N
OTE
:
If this bit is set to 1, then the Receive DS3 Framer block will NOT transition into the M-Bit Search state as long
as at least two viable candidate sets of bits appears to function as the F-bits.
BIT7 - Unused:
BIT[6:1] - Receive FEAC Code[5:0]:
T
ABLE
253: DS3 F
RAMER
B
LOCK
- R
ECEIVE
DS3 S
YNC
D
ETECT
R
EGISTER
(A
DDRESS
= 0
X
0E14)
BIT7
BIT6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Reserved
F - Sync
Algorithm
One and
Only
R/O
R/O
R/O
R/O
R/O
R/W
R/W
R/W
0
0
0
0
0
0
0
0
T
ABLE
254: DS3 F
RAMER
B
LOCK
- R
ECEIVE
DS3 FEAC R
EGISTER
(A
DDRESS
= 0
X
0E16)
BIT7
BIT6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Unused
RxFEAC_Code[5:0]
Unused
R/O
R/O
R/O
R/O
R/O
R/O
R/O
R/O
0
1
1
1
1
1
1
0