
PRELIMINARY
XRT86SH328
241
REV. P1.0.6
28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET APPLICATIONS
BIT [7:6] - Unused:
BIT 5 - DS2 COFA Interrupt Status:
This RESET-upon-READ bit-field indicates whether or not the DS2 COFA Interrupt (associated with M12 De-MUX # 1)
has occurred since the last read of this register.
`
0 - Indicates that the DS2 COFA Interrupt (associated with M12 De-MUX # 1) has NOT occurred since the last read
of this register.
`
1 - Indicates that the DS2 COFA Interrupt (associated with M12 De-MUX # 1) has occurred since the last read of this
register.
BIT 4 - Change of DS2 LOF Defect Condition Interrupt Status:
This RESET-upon-READ bit-filed indicates whether or not the Change of DS2 LOF Defect Condition interrupt has
occurred (within M12 De-MUX # 1) since the last read of this register.
`
0 - Indicates that the Change of DS2 LOF Defect Condition Interrupt (associated with M12 De-MUX # 1) has NOT
occurred since the last read of this register.
`
1 - Indicates that the Change of DS2 LOF Defect Condition Interrupt (associated with M12 De-MUX # 1) has occurred
since the last read of this register.
BIT 3 - Change of DS2 FERF/RDI Defect Condition Interrupt Status:
This RESET-upon-READ bit-filed indicates whether or not the Change of DS2 FERF/RDI Defect Condition interrupt has
occurred (within M12 De-MUX # 1) since the last read of this register.
`
0 - Indicates that the Change of DS2 FERF/RDI Defect Condition Interrupt (associated with M12 De-MUX # 1) has
NOT occurred since the last read of this register.
`
1 - Indicates that the Change of DS2 FERF/RDI Defect Condition Interrupt (associated with M12 De-MUX # 1) has
occurred since the last read of this register.
BIT 2 - Change of DS2 RED Alarm Defect Condition Interrupt Status:
This RESET-upon-READ bit-filed indicates whether or not the Change of DS2 RED Alarm Defect Condition interrupt
has occurred (within M12 De-MUX # 1) since the last read of this register.
`
0 - Indicates that the Change of DS2 RED Alarm Defect Condition Interrupt (associated with M12 De-MUX # 1) has
NOT occurred since the last read of this register.
`
1 - Indicates that the Change of DS2 RED Alarm Defect Condition Interrupt (associated with M12 De-MUX # 1) has
occurred since the last read of this register.
BIT 1 - Change of DS2 AIS Defect Condition Interrupt Status:
This RESET-upon-READ bit-filed indicates whether or not the Change of DS2 AIS Defect Condition interrupt has
occurred (within M12 De-MUX # 1) since the last read of this register.
`
0 - Indicates that the Change of DS2 AIS Defect Condition Interrupt (associated with M12 De-MUX # 1) has NOT
occurred since the last read of this register.
`
1 - Indicates that the Change of DS2 AIS Defect Condition Interrupt (associated with M12 De-MUX # 1) has occurred
since the last read of this register.
BIT 0 - Change of State of Reserved Bit (G.747) Interrupt Status:
T
ABLE
353: DS3 F
RAMER
B
LOCK
- DS2 # 1 F
RAMER
I
NTERRUPT
S
TATUS
R
EGISTER
(A
DDRESS
= 0
X
0EA2)
B
IT
7
B
IT
6
B
IT
5
B
IT
4
B
IT
3
B
IT
2
B
IT
1
B
IT
0
Unused
DS2 COFA
Interrupt
Status
Change of
DS2 LOF
Defect
Condition
Interrupt
Status
Change of
DS2
FERF/RDI
Defect
Condition
Interrupt
Status
Change of
DS2 RED
Alarm Defect
Condition
Interrupt
Status
Change of
DS2 AIS
Defect Con-
dition
Interrupt
Status
Change of
State of
Reserved Bit
(G.747)
Interrupt
Status
R/O
R/O
RUR
RUR
RUR
RUR
RUR
RUR
0
0
0
0
0
0
0
0