
PRELIMINARY
XRT86SH328
115
REV. P1.0.6
28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET APPLICATIONS
·When the Receive STS-1 POH Processor block clears the LOP-P defect condition.
`
0 - Indicates that the Change in LOP-P Defect Condition interrupt has NOT occurred since the last read of this
register.
`
1 - Indicates that the Change in LOP-P Defect Condition interrupt has occurred since the last read of this register.
N
OTE
:
The user can determine if the Receive STS-1 POH Processor block is currently declaring the LOP-P defect
condition by reading out the state of BIT 1 (LOP-P Defect Declared) within the Receive STS-1 Path - SONET
Receive POH Status - Byte 0 Register (Address Location=0x0287).
BIT 0 - Change of AIS-P Defect Condition Interrupt Status
This RESET-upon-READ bit-field indicates whether or not the Change of AIS-P Defect Condition Interrupt has occurred
since the last read of this register.
If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt in response to either
of the following events.
Whenever the Receive STS-1 POH Processor block declares the AIS-P defect condition.
Whenever the Receive STS-1 POH Processor block clears the AIS-P defect condition.
`
0 - Indicates that the Change of AIS-P Defect Condition Interrupt has NOT occurred since the last read of this register.
`
1 - Indicates that the Change of AIS-P Defect Condition Interrupt has occurred since the last read of this register.
N
OTE
:
The user can determine if the Receive STS-1 POH Processor block is currently declaring the AIS-P defect
condition by reading out the state of BIT 0 (AIS-P Defect Declared) within the Receive STS-1 Path - SONET
Receive POH Status - Byte 0 Register (Address Location= 0x0287).
BIT [7:5] - Unused
BIT 4 - Detection of AIS Pointer Interrupt Enable
This READ/WRITE bit-field is used to either enable or disable the Detection of AIS Pointer interrupt.
If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt anytime it detects
an AIS Pointer, in the incoming STS-1/STS-3 data stream.
N
OTE
:
An AIS Pointer is defined as a condition in which both the H1 and H2 bytes (within the TOH) are each set to an
All Ones Pattern.
`
0 - Disables the Detection of AIS Pointer Interrupt.
`
1 - Enables the Detection of AIS Pointer Interrupt.
BIT 3 - Detection of Pointer Change Interrupt Enable
This READ/WRITE bit-field is used to either enable or disable the Detection of Pointer Change Interrupt.
If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt anytime it has
accepted a new pointer value.
`
0 - Disables the Detection of Pointer Change Interrupt.
`
1 - Enables the Detection of Pointer Change Interrupt.
T
ABLE
137: R
ECEIVE
STS-1 P
ATH
- SONET R
ECEIVE
P
ATH
I
NTERRUPT
E
NABLE
- B
YTE
2 (A
DDRESS
L
OCATION
=
0
X
028D)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Unused
Detection of
AIS Pointer
Interrupt
Enable
Detection of
Pointer
Change
Interrupt
Enable
Unused
Change in
TIM-P Defect
Condition
Interrupt
Enable
Change in
Path Trace
Message
Unstable
Defect
Condition
Interrupt
Enable
R/O
R/O
R/O
R/W
R/W
R/O
R/W
R/W
0
0
0
0
0
0
0
0