
XRT86SH328
PRELIMINARY
74
28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET APPLICATIONS
REV. P1.0.6
Message Unstable defect condition.
`
1 - Indicates that the Receive STS-1/STS-3 TOH Processor block is currently declaring the Section Trace Message
Unstable defect condition
BIT 0 - AIS-L Defect Declared
This READ-ONLY bit-field indicates whether or not the Receive STS-1/STS-3 TOH Processor block is currently
declaring the AIS-L (Line AIS) defect condition. The Receive STS-1/STS-3 TOH Processor block will declare the AIS-
L defect condition within the incoming STS-1/STS-3data stream if bits 6, 7 and 8 (e.g., the Least Significant Bits, within
the K2 byte) are set to the value [1, 1, 1] for five consecutive STS-1/STS-3frames.
`
0 - Indicates that the Receive STS-1/STS-3 TOH Processor block is NOT currently declaring the AIS-L defect
condition.
`
1 - Indicates that the Receive STS-1/STS-3 TOH Processor block is currently declaring the AIS-L defect condition.
BIT 7 - RDI-L Defect Declared Indicator
This READ-ONLY bit-field indicates whether or not the Receive STS-1/STS-3 TOH Processor block is detecting the
RDI-L (Line-Remote Defect Indicator) defect condition, within the incoming STS-1/STS-3 signal. The Receive STS-
1/STS-3 TOH Processor block will declare the RDI-L defect condition whenever bits 6, 7 and 8 (e.g., the three least
significant bits) of the K2 byte contains the 1, 1, 0 pattern in 5 consecutive incoming STS-1/STS-3 or STS-3 frames.
`
0 - Indicates that the Receive STS-1/STS-3 TOH Processor block is NOT currently declaring the AIS-L defect
condition.
`
1 - Indicates that the Receive STS-1/STS-3 TOH Processor block is currently declaring the AIS-L defect condition..
BIT 6 - S1 Byte Unstable Defect Declared
This READ-ONLY bit-field indicates whether or not the Receive STS-1/STS-3 TOH Processor block is currently
declaring the S1 Byte Unstable defect condition. The Receive STS-1/STS-3 TOH Processor block will declare the S1
Byte Unstable defect condition whenever the S1 Byte Unstable Counter reaches the value 32. The Receive STS-
1/STS-3 TOH Processor block will increment the "S1 Byte Unstable Counter" each time that the it receives an STS-
1/STS-3 or STS-3 frame that contains an S1 byte that differs from the previously received S1 byte. The Receive STS-
1/STS-3 TOH Processor block will clear the "S1 Byte Unstable Counter" to "0" when the same S1 byte is received for
8 consecutive STS-1/STS-3 frames.
N
OTE
:
The Receive STS-1/STS-3 TOH Processor block will clear the "S1 Byte Unstable" defect whenever it receives a
given S1 byte, in 8 consecutive STS-1/STS-3 frames.
1.
0 - Indicates that the Receive STS-1/STS-3 TOH Processor block is NOT currently declaring the S1 Byte Unstable
Defect Condition.
1.
1 - Indicates that the Receive STS-1/STS-3 TOH Processor block is currently declaring the S1 Byte Unstable Defect
Condition.
BIT 5 - K1, K2 Byte Unstable Defect Declared
This READ-ONLY bit-field indicates whether or not the Receive STS-1/STS-3 TOH Processor block is currently
declaring the K1, K2 Byte Unstable defect condition. The Receive STS-1/STS-3 TOH Processor block will declare the
K1, K2 Byte Unstable defect condition whenever it fails to receive the same set of K1, K2 bytes, in 12 consecutive
incoming STS-1/STS-3 frames. The Receive STS-1/STS-3 TOH Processor block will clear the "K1, K2 Byte Unstable"
defect whenever it has received a given set of K1, K2 byte values within three consecutive incoming STS-1/STS-3
frames.
`
0 - Indicates that the Receive STS-1/STS-3 TOH Processor block is NOT currently declaring the "K1, K2 Byte
T
ABLE
75: R
ECEIVE
STS-1/STS-3 T
RANSPORT
S
TATUS
R
EGISTER
- B
YTE
0 (A
DDRESS
L
OCATION
= 0
X
0207)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
RDI-L Defect
Declared
S1 Byte
Unstable
Defect
Declared
K1, K2 Byte
Unstable
Defect
Declared
SF Defect
Declared
SD Defect
Declared
LOFDefect
Detected
SEFDefect
Declared
LOSDefect
Declared
R/O
R/O
R/O
R/O
R/O
R/O
R/O
R/O
0
0
0
0
0
0
0
0