參數(shù)資料
型號(hào)： PI7C8140AMAE
廠商： Pericom
文件頁數(shù)： 9/82頁
文件大?。?/td> 0K
描述： IC PCI-PCI BRIDGE 2PORT 128-QFP
標(biāo)準(zhǔn)包裝： 39
系列： *
應(yīng)用： *
接口： *
電源電壓： *
封裝/外殼： 128-BFQFP
供應(yīng)商設(shè)備封裝： 128-QFP（14x20）
包裝： 管件
安裝類型： 表面貼裝
PI7C8140A
2-PORT PCI-TO-PCI BRIDGE
Page 17 of 82
March 20, 2007 – Revision 1.01
The bridge does not respond to special cycle transactions. The bridge cannot guarantee delivery of
a special cycle transaction to downstream buses because of the broadcast nature of the special cycle
command and the inability to control the transaction as a target. To generate special cycle
transactions on other PCI buses, either upstream or downstream, Type 1 configuration write must
be used.
The bridge neither generates Type 0 configuration transactions on the primary PCI bus nor
responds to Type 0 configuration transactions on the secondary PCI buses.
2.2
SINGLE ADDRESS PHASE
A 32-bit address uses a single address phase. This address is driven on P_AD[31:0], and the bus
command is driven on P_CBE[3:0]. The bridge supports the linear increment address mode only, which
is indicated when the lowest two address bits are equal to zero. If either of the lowest two address bits is
nonzero, the bridge automatically disconnects the transaction after the first data transfer.
2.3
DEVICE SELECT (DEVSEL#) GENERATION
The bridge always performs positive address decoding (medium decode) when accepting transactions
on either the primary or secondary buses. The bridge never does subtractive decode.
2.4
DATA PHASE
The address phase of a PCI transaction is followed by one or more data phases. A data phase is
completed when IRDY# and either TRDY# or STOP# are asserted. A transfer of data occurs only
when both IRDY# and TRDY# are asserted during the same PCI clock cycle. The last data phase of a
transaction is indicated when FRAME# is de-asserted and both TRDY# and IRDY# are asserted, or
when IRDY# and STOP# are asserted. See Section 2.8 for further discussion of transaction termination.
Depending on the command type, the bridge can support multiple data phase PCI transactions. For
detailed descriptions of how the bridge imposes disconnect boundaries, see Section 2.5.4 for write
address boundaries and Section 2.6.4 read address boundaries.
2.5
WRITE TRANSACTIONS
Write transactions are treated as either posted write or delayed write transactions. Table 2-2 shows the
method of forwarding used for each type of write operation.
Table 2-2. Write Transaction Forwarding
Type of Transaction
Type of Forwarding
Memory Write
Posted (except VGA memory)
Memory Write and Invalidate
Posted
Memory Write to VGA memory
Delayed
I/O Write
Delayed
Type 1 Configuration Write
Delayed
07-0067
相關(guān)PDF資料
PDF描述
PI7C8150ANDE IC PCI-PCI BRIDGE 2PORT 256-PBGA
PI7C8150BNDIE IC PCI-PCI BRIDGE ASYNC 256-PBGA
PI7C8152BMAIE IC PCI-PCI BRIDGE 2PORT 160-MQFP
PI7C8154ANAE IC PCI-PCI BRIDGE ASYNC 304-PBGA
PI7C8154BNAIE IC PCI-PCI BRIDGE ASYNC 304-PBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C8148A 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2-PORT PCI-TO-PCI BRIDGE ADVANCE INFORMATION
PI7C8148AEVB 功能描述:界面開發(fā)工具 64B/66MHz 2 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
PI7C8148ANBE 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 2-Port PCI-to-PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8148ANJ 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2-PORT PCI-TO-PCI BRIDGE ADVANCE INFORMATION
PI7C8148ANJE 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 2-Port PCI-to-PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*