- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1961 > PI7C8140AMAE (Pericom)IC PCI-PCI BRIDGE 2PORT 128-QFP PDF資料下載
參數(shù)資料
| 型號： | PI7C8140AMAE |
| 廠商： | Pericom |
| 文件頁數(shù)： | 46/82頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PCI-PCI BRIDGE 2PORT 128-QFP |
| 標(biāo)準(zhǔn)包裝： | 39 |
| 系列： | * |
| 應(yīng)用： | * |
| 接口： | * |
| 電源電壓： | * |
| 封裝/外殼： | 128-BFQFP |
| 供應(yīng)商設(shè)備封裝： | 128-QFP（14x20） |
| 包裝： | 管件 |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當(dāng)前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
PI7C8140A
2-PORT PCI-TO-PCI BRIDGE
Page 50 of 82
March 20, 2007 – Revision 1.01
Delayed read data cannot be transferred from target after 2
24 (default) attempts (224 target retries
received)
Master timeout on delayed transaction
The device-specific P_SERR# status register reports the reason for the assertion of P_SERR#. Most of
these events have additional device-specific disable bits in the P_SERR# event disable register that
make it possible to mask out P_SERR# assertion for specific events. The master timeout condition has a
SERR# enable bit for that event in the bridge control register and therefore does not have a device-
specific disable bit.
6
PCI BUS ARBITRATION
The bridge must arbitrate for use of the primary bus when forwarding upstream transactions. Also, it
must arbitrate for use of the secondary bus when forwarding downstream transactions. The arbiter for
the primary bus resides external to the bridge, typically on the motherboard. For the secondary PCI bus,
the bridge implements an internal arbiter. This arbiter can be disabled, and an external arbiter can be
used instead. This chapter describes primary and secondary bus arbitration.
6.1
PRIMARY PCI BUS ARBITRATION
The bridge implements a request output pin, P_REQ#, and a grant input pin, P_GNT#, for primary PCI
bus arbitration. The bridge asserts P_REQ# when forwarding transactions upstream; that is, it acts as
initiator on the primary PCI bus. As long as at least one pending transaction resides in the queues in the
upstream direction, either posted write data or delayed transaction requests, the bridge keeps P_REQ#
asserted. However, if a target retry, target disconnect, or a target abort is received in response to a
transaction initiated by the bridge on the primary PCI bus, the bridge de-asserts P_REQ# for two PCI
clock cycles.
For all cycles through the bridge, P_REQ# is not asserted until the transaction request has been
completely queued. When P_GNT# is asserted LOW by the primary bus arbiter after the bridge has
asserted P_REQ#, the bridge initiates a transaction on the primary bus during the next PCI clock cycle.
When P_GNT# is asserted to the bridge when P_REQ# is not asserted, the bridge parks P_AD, P_CBE,
and P_PAR by driving them to valid logic levels. When the primary bus is parked at the bridge and the
bridge has a transaction to initiate on the primary bus, the bridge starts the transaction if P_GNT# was
asserted during the previous cycle.
6.2
SECONDARY PCI BUS ARBITRATION
The bridge implements an internal secondary PCI bus arbiter. This arbiter supports four external
masters on the secondary bus in addition to the PI7C8140A. The secondary arbiter supports a
programmable 2-level rotating algorithm. If the bridge detects that an initiator has failed to assert
S_FRAME# after 16 cycles of both grant assertion and a secondary idle bus condition, the arbiter de-
asserts the grant.
To prevent bus contention, if the secondary PCI bus is idle, the arbiter never asserts one grant signal in
the same PCI cycle in which it de-asserts another. It de-asserts one grant and asserts the next grant, no
earlier than one PCI clock cycle later. If the secondary PCI bus is busy, that is, S_FRAME# or
07-0067
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI7C8150ANDE | IC PCI-PCI BRIDGE 2PORT 256-PBGA |
| PI7C8150BNDIE | IC PCI-PCI BRIDGE ASYNC 256-PBGA |
| PI7C8152BMAIE | IC PCI-PCI BRIDGE 2PORT 160-MQFP |
| PI7C8154ANAE | IC PCI-PCI BRIDGE ASYNC 304-PBGA |
| PI7C8154BNAIE | IC PCI-PCI BRIDGE ASYNC 304-PBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI7C8148A | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2-PORT PCI-TO-PCI BRIDGE ADVANCE INFORMATION |
| PI7C8148AEVB | 功能描述:界面開發(fā)工具 64B/66MHz 2 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| PI7C8148ANBE | 功能描述:外圍驅(qū)動器與原件 - PCI 2-Port PCI-to-PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PI7C8148ANJ | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2-PORT PCI-TO-PCI BRIDGE ADVANCE INFORMATION |
| PI7C8148ANJE | 功能描述:外圍驅(qū)動器與原件 - PCI 2-Port PCI-to-PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。