
PI7C8140A
2-PORT PCI-TO-PCI BRIDGE
Page 75 of 82
March 20, 2007 – Revision 1.01
Bit
Function
Type
Description
3
Secondary
Memory Read
Command
Alias Enable
RW
Controls bridge’s detection mechanism for matching memory read retry cycles
from the initiator on the secondary
0: exact matching for memory read retry cycles from initiator on the secondary
interface
1: alias MEMRL or MEMRM to MEMR for memory read retry cycles from
initiator on the secondary interface
Reset to 1
4
Secondary
Memory Write
Command
Alias Enable
RW
Controls bridge’s detection mechanism for matching non-posted memory write
retry cycles from the initiator on the primary interface
0: exact matching for non-posted memory write retry cycles from initiator on the
secondary interface
1: alias MEMWI to MEMW for non-posted memory write retry cycles from
initiator on the secondary interface
Reset to 0
5
Primary
Memory Read
Line/Multiple
Alias Enable
RW
Control’s bridge’s detection mechanism for matching memory read line/multiple
cycles from the initiator on the primary interface
0: exact matching for memory read line/multiple retry cycles from the initiator on
the primary interface
1: alias MEMRL to MEMRM or MEMRM to MEMRL for memory read retry
cycles from the initiator on the primary interface
Reset to 1
6
Secondary
Memory Read
Line/Multiple
Alias Enable
RW
Control’s bridge’s detection mechanism for matching memory read line/multiple
cycles from the initiator on the secondary interface
0: exact matching for memory read line/multiple retry cycles from the initiator on
the secondary interface
1: alias MEMRL to MEMRM or MEMRM to MEMRL for memory read retry
cycles from the initiator on the secondary interface
Reset to 1
7
Primary
Memory Write
and Invalidate
Command
Alias Disable
RW
Controls bridge’s detection mechanism for matching non-posted memory write
and invalidate cycles from the initiator on the primary interface
0: When accepting MEMWI command at the primary interface, bridge converts
MEMWI to MEMW command on the destination interface
1: When accepting MEMWI command at the primary interface, bridge does not
convert MEMWI to MEMW command on the destination interface
Reset to 0
8
Secondary
Memory Write
and Invalidate
Command
Alias Disable
RW
Controls bridge’s detection mechanism for matching non-posted memory write
and invalidate cycles from the initiator on the secondary interface
0: When accepting MEMWI command at the secondary interface, bridge converts
MEMWI to MEMW command on the destination interface
1: When accepting MEMWI command at the secondary interface, bridge does not
convert MEMWI to MEMW command on the destination interface
Reset to 0
07-0067