- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1961 > PI7C8140AMAE (Pericom)IC PCI-PCI BRIDGE 2PORT 128-QFP PDF資料下載
參數(shù)資料
| 型號： | PI7C8140AMAE |
| 廠商： | Pericom |
| 文件頁數(shù)： | 11/82頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PCI-PCI BRIDGE 2PORT 128-QFP |
| 標(biāo)準(zhǔn)包裝： | 39 |
| 系列： | * |
| 應(yīng)用： | * |
| 接口： | * |
| 電源電壓： | * |
| 封裝/外殼： | 128-BFQFP |
| 供應(yīng)商設(shè)備封裝： | 128-QFP（14x20） |
| 包裝： | 管件 |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
PI7C8140A
2-PORT PCI-TO-PCI BRIDGE
Page 19 of 82
March 20, 2007 – Revision 1.01
If offset 74h bits [8:7] = 00, the bridge converts Memory Write and Invalidate transactions to Memory
Write transactions at the destination.
If the value in the cache line size register does meet the memory write and invalidate conditions, the
bridge returns a target disconnect to the initiator on a cache line boundary.
2.5.3
DELAYED WRITE TRANSACTIONS
Delayed write forwarding is used for I/O write transactions and Type 1 configuration write transactions.
A delayed write transaction guarantees that the actual target response is returned back to the initiator
without holding the initiating bus in wait states. A delayed write transaction is limited to a single
DWORD data transfer.
When a write transaction is first detected on the initiator bus, and the bridge forwards it as a delayed
transaction, the bridge claims the access by asserting DEVSEL# and returns a target retry to the
initiator. During the address phase, the bridge samples the bus command, address, and address parity
one cycle later. After IRDY# is asserted, the bridge also samples the first data DWORD, byte enable
bits, and data parity. This information is placed into the delayed transaction queue. The transaction is
queued only if no other existing delayed transactions have the same address and command, and if the
delayed transaction queue is not full. When the delayed write transaction moves to the head of the
delayed transaction queue and all ordering constraints with posted data are satisfied. The bridge initiates
the transaction on the target bus. The bridge transfers the write data to the target. If the bridge receives
a target retry in response to the write transaction on the target bus, it continues to repeat the write
transaction until the data transfer is completed, or until an error condition is encountered.
If the bridge is unable to deliver write data after 2
24 (default) or 232 (maximum) attempts, the bridge will
report a system error. The bridge also asserts P_SERR# if the primary SERR# enable bit is set in the
command register. See Section 5.4 for information on the assertion of P_SERR#. When the initiator
repeats the same write transaction (same command, address, byte enable bits, and data), and the
completed delayed transaction is at the head of the queue, the bridge claims the access by asserting
DEVSEL# and returns TRDY# to the initiator, to indicate that the write data was transferred. If the
initiator requests multiple DWORD, the bridge also asserts STOP# in conjunction with TRDY# to
signal a target disconnect. Note that only those bytes of write data with valid byte enable bits are
compared. If any of the byte enable bits are turned off (driven HIGH), the corresponding byte of write
data is not compared.
If the initiator repeats the write transaction before the data has been transferred to the target, the bridge
returns a target retry to the initiator. The bridge continues to return a target retry to the initiator until
write data is delivered to the target, or until an error condition is encountered. When the write
transaction is repeated, the bridge does not make a new entry into the delayed transaction queue.
Section 2.8.3.1 provides detailed information about how the bridge responds to target termination
during delayed write transactions.
The bridge implements a discard timer that starts counting when the delayed write completion is at the
head of the delayed transaction completion queue. The initial value of this timer can be set to the retry
counter register offset 88h.
If the initiator does not repeat the delayed write transaction before the discard timer expires, the bridge
07-0067
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI7C8150ANDE | IC PCI-PCI BRIDGE 2PORT 256-PBGA |
| PI7C8150BNDIE | IC PCI-PCI BRIDGE ASYNC 256-PBGA |
| PI7C8152BMAIE | IC PCI-PCI BRIDGE 2PORT 160-MQFP |
| PI7C8154ANAE | IC PCI-PCI BRIDGE ASYNC 304-PBGA |
| PI7C8154BNAIE | IC PCI-PCI BRIDGE ASYNC 304-PBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI7C8148A | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2-PORT PCI-TO-PCI BRIDGE ADVANCE INFORMATION |
| PI7C8148AEVB | 功能描述:界面開發(fā)工具 64B/66MHz 2 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| PI7C8148ANBE | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 2-Port PCI-to-PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PI7C8148ANJ | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2-PORT PCI-TO-PCI BRIDGE ADVANCE INFORMATION |
| PI7C8148ANJE | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 2-Port PCI-to-PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。